Building and Using a Highly Parallel Programmable Logic Array
Computer - Special issue on experimental research in computer architecture
A new optimization algorithm for the vehicle routing problem with time windows
Operations Research
SPAA '92 Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures
Solving binary cutting stock problems by column generation and branch-and-bound
Computational Optimization and Applications
On optimal board-level routing for FPGA-based logic emulation
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Programmable active memories: reconfigurable systems come of age
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Approximation algorithms for bin packing: a survey
Approximation algorithms for NP-hard problems
Board-level multiterminal net routing for FPGA-based logic emulation
ACM Transactions on Design Automation of Electronic Systems (TODAES)
The Transmogrifier-2: a 1 million gate rapid prototyping system
FPGA '97 Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays
Computer-Aided Prototyping for ASIC-Based Systems
IEEE Design & Test
AnyBoard: An FPGA-Based, Reconfigurable System
IEEE Design & Test
An Efficient Logic Emulation System
ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
MORRPH: a modular and reprogrammable real-time processing hardware
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
On optimal board-level routing for FPGA-based logic emulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An exact algorithm for IP column generation
Operations Research Letters
Iterative routing algorithm of Inter-FPGA signals for Multi-FPGA prototyping platform
ARC'13 Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applications
Frequency optimization objective during system prototyping on multi-FPGA platform
International Journal of Reconfigurable Computing
Hi-index | 0.00 |
Multi-FPGA (field-programmable gate arrays) systems are used as custom computing machines to solve compute-intensive problems and also in the verification and prototyping of large circuits. In this paper, we address the problem of routing multiterminal nets in a multi-FPGA system that uses partial crossbars as interconnect structures. First, we model the multiterminal routing problem as a partitioned bin-packing problem and formulate it as an integer linear programming problem where the number of variables is exponential. A fast heuristic is applied to compute an upper bound on the routing solution. Then, a column generation technique is used to solve the linear relaxation of the initial master problem in order to obtain a lower bound on the routing solution. This is followed by an iterative branch-and-price procedure that attempts to find a routing solution somewhere between the two established bounds. In this regard, the proposed algorithm guarantees an exact-routing solution by searching a branch-and-price tree. Due to the tightness of the bounds, the branch-and-price tree is small resulting in shorter execution times. Experimental resuits are provided for different netlists and board configurations in order to demonstrate the algorithms performance. The obtained results show that the algorithm finds an exact routing solution in a very short time.