A Novel Methodology for Designing TSC Networks Based on the Parity Bit Code

Authors:
Cristiana Bolchini;Fabio Salice;Donatella Sciuto
Affiliations:
Dipartimento di Elettronica e Informazione, Politecnico di Milano;Dipartimento di Elettronica e Informazione, Politecnico di Milano;Dipartimento di Elettronica e Informazione, Politecnico di Milano
Venue:
EDTC '97 Proceedings of the 1997 European conference on Design and Test
Year:
1997

Citing 3
Cited 9

DAGON: technology binding and local optimization by DAG matching

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Probability to Achieve TSC Goal

IEEE Transactions on Computers

On the design of self-checking functional units based on Shannon circuits

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Optimization of error detecting codes for the detection of crosstalk originated errors

Proceedings of the conference on Design, automation and test in Europe
Efficient Decomposition Techniques for FPGAs

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
On Concurrent Error Detection with Bounded Latency in FSMs

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Efficient Realization of Parity Prediction Functions in FPGAs

Journal of Electronic Testing: Theory and Applications
Area Minimization of Exclusive-OR Intensive Circuits in FPGAs

Journal of Electronic Testing: Theory and Applications
Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines

IEEE Transactions on Computers
Concurrent error detection in Reed-Solomon encoders and decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Combinational circuits encoded with the parity bit code can be defined TSC if and only if the number of the observed outputs modified by any admissible fault (fault observability) is odd. The methodology presented in this paper allows the use of the parity bit code by synthesizing an encoded network and then modifying the observability of each fault f in F by introducing an auxiliary output, if necessary. In particular, the function implementing the auxiliary output allows an odd observability every time the observability of an internal node in the initial realization is even.