Automated target recognition on SPLASH 2

Authors:
M. Rencher;B. L. Hutchings
Affiliations:
-;-
Venue:
FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Year:
1997

Citing 0
Cited 18

MorphoSys: case study of a reconfigurable computing system targeting multimedia applications

Proceedings of the 37th Annual Design Automation Conference
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Co-Synthesis to a Hybrid RISC/FPGA Architecture

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Designing Run-Time Reconfigurable Systems with JHDL

Journal of VLSI Signal Processing Systems
Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead

Journal of VLSI Signal Processing Systems
Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems

The Journal of Supercomputing
A Technique for FPGA Synthesis Driven by Automatic Source Code Analysis and Transformations

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A Virtual Hardware Handler for RTR Systems

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Improving the Performance and Efficiency of an Adaptive Amplification Operation Using Configurable Hardware

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Mapping of generalized template matching onto reconfigurable computers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
A field programmable gate array media player for realmedia files

Journal of Computing Sciences in Colleges
The input-aware dynamic adaptation of area and performance for reconfigurable accelerator

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Hardware vs. software implementations for calculating roots of polynomials

Journal of Computing Sciences in Colleges
Architecture and operating system support for two-dimensional runtime partial reconfiguration

The Journal of Supercomputing
Clustering scheduling for hardware tasks in reconfigurable computing systems

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Automated target recognition is an application area that requires special-purpose hardware to achieve reasonable performance. FPGA-based platforms can provide a high level of performance for ATR systems if the implementation can be adapted to the limited FPGA and routing resources of these architectures. The paper discusses a mapping experiment where a linear-systolic implementation of an ATR algorithm is mapped to the SPLASH 2 platform. Simple column oriented processors were used throughout the design to achieve high performance with limited nearest neighbor communication. The distributed SPLASH 2 memories are also exploited to achieve a high degree of parallelism. The resulting design is scalable and can be spread across multiple SPLASH 2 boards with a linear increase in performance.