Building blocks for data flow prototypes

Authors:
Jack B. Dennis;G. Andrew Boughton;Clement K.C. Leung
Affiliations:
Laboratory for Compter Science, Massachusetts Institute of Technology, Cambridge, MA;Laboratory for Compter Science, Massachusetts Institute of Technology, Cambridge, MA;Laboratory for Compter Science, Massachusetts Institute of Technology, Cambridge, MA
Venue:
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
Year:
1980

Citing 3
Cited 18

First version of a data flow procedure language

Programming Symposium, Proceedings Colloque sur la Programmation
Packet switching in banyan networks

ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY REFERENCE MANUAL

VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY REFERENCE MANUAL

Dataflow machine architecture

ACM Computing Surveys (CSUR)
The effect of operation scheduling on the performance of a data flow computer

IEEE Transactions on Computers
Design and Analysis of Dynamic Redundancy Networks

IEEE Transactions on Computers
A Prototyping Language for Real-Time Software

IEEE Transactions on Software Engineering
HISDL—a structure description language

Communications of the ACM
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research
A History of Data-Flow Languages

IEEE Annals of the History of Computing
DDDP-a Distributed Data Driven Processor

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A performance evaluation of a Lisp-based data-driven machine (EM-3)

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Instruction set design issues relating to a static dataflow computer

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
A multiple processor data flow machine that supports generalized procedures

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
A multi-user data flow architecture

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Connection principles for multipath, packet switching networks

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems

IEEE Transactions on Computers
Packet Switching Networks for Multiprocessors and Data Flow Computers

IEEE Transactions on Computers
A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

WSEAS Transactions on Computers
Modeling the Weather with a Data Flow Supercomputer

IEEE Transactions on Computers

Quantified Score

Hi-index	0.03

Visualization

Abstract

A variety of proposed architectures for data flow computers have been advanced. Evaluation of the practical potential of these proposals is being studied through analysis and simulation, but these techniques cannot be used to study a machine design in sufficient detail to make accurate predictions of performance. As a basis for extrapolating cost/performance of these architectures, and for developing a methodology for data flow program preparation, the construction of prototype machines is needed. In this paper we present our plan for realizing experimental data flow machines as packet communication systems using two types of hardware elements: a microprogrammed processing element with provision for packet transmission and reception; and a router unit used to build networks to support packet communication among processing elements.