Datapath scheduling with multiple supply voltages and level converters
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Energy minimization using multiple supply voltages
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Nonideal battery and main memory effects on CPU speed-setting for low power
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Dynamic voltage scaling on a low-power microprocessor
Proceedings of the 7th annual international conference on Mobile computing and networking
A low power scheduling scheme with resources operating at multiple voltages
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems
IEEE Design & Test
Compiler-Directed Dynamic Frequency and Voltage Scheduling
PACS '00 Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers
Energy efficient CMOS microprocessor design
HICSS '95 Proceedings of the 28th Hawaii International Conference on System Sciences
Policies for dynamic clock scheduling
OSDI'00 Proceedings of the 4th conference on Symposium on Operating System Design & Implementation - Volume 4
A linear array processor with dynamic frequency clocking for image processing applications
IEEE Transactions on Circuits and Systems for Video Technology
Simultaneous peak and average power minimization during datapath scheduling for DSP processors
Proceedings of the 13th ACM Great Lakes symposium on VLSI
Energy-efficient datapath scheduling using multiple voltages and dynamic clocking
ACM Transactions on Design Automation of Electronic Systems (TODAES)
ILP models for simultaneous energy and transient power minimization during behavioral synthesis
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Multivoltage multifrequency low-energy synthesis for functionally pipelined datapath
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A clock control strategy for peak power and RMS current reduction using path clustering
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
In this paper, we describe two new algorithms for data-pathscheduling which aim at energy reduction while maintainingperformance. The proposed algorithms, time constrainedand resource constrained, utilize the concepts ofmultiple supply voltage and dynamic clocking for energyminimization. In dynamic clocking, the functional unitscan be operated at different frequencies depending on thecomputations occurring within the datapath during a givenclock cycle. The strategy is to schedule high energy units,such as the multipliers at lower frequencies such that theycan be operated at lower voltages to reduce energy consumptionand the low energy units, such as adders at higherfrequencies, to compensate for speed. The algorithms havebeen applied to various high level synthesis benchmark circuitsunder different time and resource constraints. The experimentalresults show that for the time constrained algorithm,energy savings in the range of 33 - 75% are obtained.Similarly, for resource constrained algorithm, under variousresource constraints using two supply voltage levels(5.0V,3.3V ), energy savings in the range of 24 - 53% canbe obtained.