Error-control coding for computer systems
Error-control coding for computer systems
Statistical estimation of the switching activity in digital circuits
DAC '94 Proceedings of the 31st annual Design Automation Conference
Adaptive filter theory (3rd ed.)
Adaptive filter theory (3rd ed.)
Noise in deep submicron digital design
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Power supply noise analysis methodology for deep-submicron VLSI chip design
DAC '97 Proceedings of the 34th annual Design Automation Conference
A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors
IEEE Transactions on Computers
Gigabit ethernet: migrating to high-bandwidth LANs
Gigabit ethernet: migrating to high-bandwidth LANs
Low-Area/Power Parallel FIR Digital Filter Implementations
Journal of VLSI Signal Processing Systems
Generalized Algorithm-Based Fault Tolerance: Error Correction via Kalman Estimation
IEEE Transactions on Computers
Discrete-time signal processing (2nd ed.)
Discrete-time signal processing (2nd ed.)
Power modeling for high-level power estimation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Toward achieving energy efficiency in presence of deep submicron noise
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Soft digital signal processing
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Process Variations and their Impact on Circuit Operation
DFT '98 Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems
Algorithms for Low Power FIR Filter Realization Using Differential Coefficients
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Dynamic algorithm transforms for low-power reconfigurable adaptiveequalizers
IEEE Transactions on Signal Processing
Low-power filtering via adaptive error-cancellation
IEEE Transactions on Signal Processing
Very-high-speed digital subscriber lines
IEEE Communications Magazine
Models and algorithms for bounds on leakage in CMOS circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints
Proceedings of the 50th Annual Design Automation Conference
| Hi-index | 0.00 |
In this paper, we present a new adaptive error-cancellation (AEC) technique, denoted as multi-input-multi-output (MIMO)-AEC, for the design of low-power MIMO signal processing systems. The MIMO-AEC technique builds, on the previously proposed AEC technique by employing an algorithm transformation denoted as MIMO decorrelating (MIMO-DECOR) transform. MIMO-DECOR reduces complexity by exploiting correlations inherent in MIMO systems, thereby improving the energy efficiency of AEC. The proposed MIMO-AEC enables energy minimization of MIMO systems by correcting transient/soft errors that arise in very large scale integration signal processing implementations due to inherent process nonidealities and/or aggressive low-power design styles, such as voltage overscaling. We employ the MIMO-AEC in the design of a low-power Gigabit Ethernet 1000Base-T device. Simulation results indicate 69.1%-64.2% energy savings over optimally voltage-scaled present-day systems with no loss in algorithmic performance.