Approaches to run-time and standby mode leakage reduction in global buses

Authors:
Rahul Rao;Kanak Agarwal;Dennis Sylvester;Richard Brown;Kevin Nowka;Sani Nassif
Affiliations:
University of Michigan, Ann Arbor, MI;University of Michigan, Ann Arbor, MI;University of Michigan, Ann Arbor, MI;University of Michigan, Ann Arbor, MI;Austin Research Laboratories, IBM, Austin, TX;Austin Research Laboratories, IBM, Austin, TX
Venue:
Proceedings of the 2004 international symposium on Low power electronics and design
Year:
2004

Citing 10
Cited 4

Design and optimization of dual-threshold circuits for low-voltage low-power applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Getting to the bottom of deep submicron II: a global wiring paradigm

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Leakage control with efficient use of transistor stacks in single threshold CMOS

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
The scaling challenge: can correct-by-construction design help?

Proceedings of the 2003 international symposium on Physical design
Evaluating Run-Time Techniques for Leakage Power Reduction

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Transition Aware Global Signaling (TAGS)

ISQED '02 Proceedings of the 3rd International Symposium on Quality Electronic Design
Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies

Proceedings of the 2003 international symposium on Low power electronics and design
New optimal design strategies and analysis of ultra-low leakage circuits for nano-scale SOI technology

Proceedings of the 2003 international symposium on Low power electronics and design
Design and CAD Challenges in sub-90nm CMOS Technologies

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Power optimal MTCMOS repeater insertion for global buses

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Timing-driven row-based power gating

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Dynamically pulsed MTCMOS with bus encoding for reduction of total power and crosstalk noise

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present various design approaches to leakage minimization in global repeaters. We demonstrate the applicability of the MTCMOS scheme to global repeaters for leakage reduction. We then analyze two design approaches called Duplicated Skewed Buses and Skewed Pulsed Buses. We show that significant reduction in standby leakage power can be obtained using these approaches while providing significant improvements in performance. We also illustrate the use of these proposed techniques with the MTCMOS approach to obtain further savings in leakage power. Simulations results in a 90nm process show that skewed pulsed buses with MTCMOS can provide 20% improvement in performance with over 25% reduction in active mode leakage and nearly 100X reduction in standby mode leakage.