Dynamically pulsed MTCMOS with bus encoding for reduction of total power and crosstalk noise

Authors:
Harmander Singh;Rahul Rao;Kanak Agarwal;Dennis Sylvester;Richard Brown
Affiliations:
University of Michigan, Ann Arbor, MI;IBM Corporation, T. J. Watson Research Center, Yorktown Heights, NY;IBM Corporation, Austin Research Lab, Austin, TX;University of Michigan, Ann Arbor, MI;University of Utah, Salt Lake City, UT
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 13
Cited 0

Getting to the bottom of deep submicron II: a global wiring paradigm

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Leakage control with efficient use of transistor stacks in single threshold CMOS

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Simultaneous shield insertion and net ordering under explicit RLC noise constraint

Proceedings of the 38th annual Design Automation Conference
Bus encoding to prevent crosstalk delay

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Design Challenges of Technology Scaling

IEEE Micro
Subthreshold leakage modeling and reduction techniques

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Static leakage reduction through simultaneous threshold voltage and state assignment

Proceedings of the 40th annual Design Automation Conference
High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies

Proceedings of the 2003 international symposium on Low power electronics and design
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Leakage-and crosstalk-aware bus encoding for total power reduction

Proceedings of the 41st annual Design Automation Conference
Design and CAD Challenges in sub-90nm CMOS Technologies

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Approaches to run-time and standby mode leakage reduction in global buses

Proceedings of the 2004 international symposium on Low power electronics and design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Increased buffer insertion along on-chip global lines and growing amounts of leakage power have resulted in buffer-based leakage emerging as one of the chief contributors to system leakage power. In this paper, a bus system prototype is implemented in an industrial 65-nm SOI technology and measured results show up to a 45% reduction in total bus system power and an average reduction of 2.4 × in standby mode leakage power.