SoC test scheduling using the B-tree based floorplanning technique

Authors:
Jen-Yi Wuu;Tung-Chieh Chen;Yao-Wen Chang
Affiliations:
National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 9
Cited 4

An O-tree representation of non-slicing floorplan and its applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
B*-Trees: a new representation for non-slicing floorplans

Proceedings of the 37th Annual Design Automation Conference
Testing embedded-core based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Test wrapper and test access mechanism co-optimization for system-on-chip

Proceedings of the IEEE International Test Conference 2001
SOC Test Scheduling Using Simulated Annealing

VTS '03 Proceedings of the 21st IEEE VLSI Test Symposium
Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm

ITC '02 Proceedings of the 2002 IEEE International Test Conference
On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization

VTS '02 Proceedings of the 20th IEEE VLSI Test Symposium
Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Test scheduling for core-based systems using mixed-integer linear programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation

ACM Journal on Emerging Technologies in Computing Systems (JETC)
A genetic algorithm based approach for system-on-chip test scheduling using dual speed TAM with power constraint

WSEAS Transactions on Circuits and Systems
Test Scheduling for Core-Based SOCs Using Genetic Algorithm Based Heuristic Approach

ICIC '07 Proceedings of the 3rd International Conference on Intelligent Computing: Advanced Intelligent Computing Theories and Applications. With Aspects of Artificial Intelligence
Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present in this paper a new algorithm to co-optimize the problems of test scheduling and core wrapper design under power constraints for core-based SoC (System on Chip) designs. The problem of test scheduling is first transformed into a floorplanning problem with a given maximum height (test access mechanism width) constraint. Then, we apply the B*-tree based floorplanning technique to solve the SoC test scheduling problem. Experimental results based on the ITC'02 benchmarks show that our method is very effective and efficient---our method obtains the best results ever reported for SoC test scheduling with power constraint in every efficient running time. Compared with recent works, our method achieves average improvements of 4.7% to 20.1%.