Non-gaussian statistical interconnect timing analysis

Authors:
Soroush Abbaspour;Hanif Fatemi;Massoud Pedram
Affiliations:
University of Southern California;University of Southern California;University of Southern California
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 13
Cited 3

RICE: Rapid interconnect circuit evaluator

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
PRIMA: passive reduced-order interconnect macromodeling algorithm

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
First-order incremental block-based statistical timing analysis

Proceedings of the 41st annual Design Automation Conference
Variational delay metrics for interconnect timing analysis

Proceedings of the 41st annual Design Automation Conference
Statistical gate delay model considering multiple input switching

Proceedings of the 41st annual Design Automation Conference
A Statistical Gate-Delay Model Considering Intra-Gate Variability

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions

Proceedings of the 42nd annual Design Automation Conference
Asymptotic probability extraction for non-normal distributions of circuit performance

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Parameterized block-based non-gaussian statistical gate timing analysis

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
RC delay metrics for performance optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Non-Gaussian statistical timing analysis using second-order polynomial fitting

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On confidence in characterization and application of variation models

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper focuses on statistical interconnect timing analysis in a parameterized block-based statistical static timing analysis tool. In particular, a new framework for performing timing analysis of RLC networks with step inputs, under both Gaussian and non-Gaussian sources of variation, is presented. In this framework, resistance, inductance, and capacitance of the RLC line are modeled in a canonical first order form and used to produce the corresponding propagation delay and slew (time) in the canonical first-order form. To accomplish this step, mean, variance, and skewness of delay and slew distributions are obtained in an efficient, yet accurate, manner. The proposed framework can be extended to consider higher order terms of the various sources of variation. Experimental results show average errors of less than 2% for the mean, variance and skewness of interconnect delay and slew while achieving orders of magnitude speedup with respect to a Monte Carlo simulation with 104 samples.