Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions

Authors:
Hongliang Chang;Vladimir Zolotov;Sambasivan Narayan;Chandu Visweswariah
Affiliations:
University of Minnesota;IBM T.J.W. Research Center, Yorktown Heights, NY;IBM Systems & Technology, Essex Junction, VT;IBM T.J.W. Research Center, Yorktown Heights, NY
Venue:
Proceedings of the 42nd annual Design Automation Conference
Year:
2005

Citing 8
Cited 74

Fast statistical timing analysis by probabilistic event propagation

Proceedings of the 38th annual Design Automation Conference
A general probabilistic framework for worst case timing analysis

Proceedings of the 39th annual Design Automation Conference
First-order incremental block-based statistical timing analysis

Proceedings of the 41st annual Design Automation Conference
Block-based Static Timing Analysis with Uncertainty

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
"AU: Timing Analysis Under Uncertainty

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Asymptotic probability extraction for non-normal distributions of circuit performance

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Statistical timing analysis using bounds and selective enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Probabilistic evaluation of solutions in variability-driven optimization

Proceedings of the 2006 international symposium on Physical design
Non-gaussian statistical parameter modeling for SSTA with confidence interval analysis

Proceedings of the 2006 international symposium on Physical design
Statistical clock tree routing for robustness to process variations

Proceedings of the 2006 international symposium on Physical design
SACI: statistical static timing analysis of coupled interconnects

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
STAX: statistical crosstalk target set compaction

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Non-gaussian statistical interconnect timing analysis

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Criticality computation in parameterized statistical timing

Proceedings of the 43rd annual Design Automation Conference
Statistical timing analysis with correlated non-gaussian parameters using independent component analysis

Proceedings of the 43rd annual Design Automation Conference
Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty

Proceedings of the 43rd annual Design Automation Conference
Statistical logic cell delay analysis using a current-based model

Proceedings of the 43rd annual Design Automation Conference
Variability driven gate sizing for binning yield optimization

Proceedings of the 43rd annual Design Automation Conference
Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation

Proceedings of the 2007 international symposium on Physical design
Analysis and modeling of CD variation for statistical static timing

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
An accurate sparse matrix based framework for statistical static timing analysis

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A new statistical max operation for propagating skewness in statistical timing analysis

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
CMCal: an accurate analytical approach for the analysis of process variations with non-gaussian parameters and nonlinear functions

Proceedings of the conference on Design, automation and test in Europe
Fast second-order statistical static timing analysis using parameter dimension reduction

Proceedings of the 44th annual Design Automation Conference
Non-linear statistical static timing analysis for non-Gaussian variation sources

Proceedings of the 44th annual Design Automation Conference
Efficient parametric yield extraction for multiple correlated non-normal performance distributions of Analog/RF circuits

Proceedings of the 44th annual Design Automation Conference
Statistical performance modeling and optimization

Foundations and Trends in Electronic Design Automation
A quadratic modeling-based framework for accurate statistical timing analysis considering correlations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Monte-Carlo driven stochastic optimization framework for handling fabrication variability

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Variation-aware performance verification using at-speed structural test and statistical timing

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Soft-edge flip-flops for improved timing yield: design and optimization

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Compact modeling of variational waveforms

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A methodology for timing model characterization for statistical static timing analysis

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Robust gate sizing via mean excess delay minimization

Proceedings of the 2008 international symposium on Physical design
Variations, margins, and statistics

Proceedings of the 2008 international symposium on Physical design
Statistical gate delay model for multiple input switching

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Non-Gaussian statistical timing models of die-to-die and within-die parameter variations for full chip analysis

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Non-Gaussian statistical timing analysis using second-order polynomial fitting

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
An efficient, fully nonlinear, variability-aware non-Monte-Carlo yield estimation procedure with applications to SRAM cells and ring oscillators

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays

Proceedings of the 45th annual Design Automation Conference
Parameterized timing analysis with general delay models and arbitrary variation sources

Proceedings of the 45th annual Design Automation Conference
An expected-utility based approach to variation aware VLSI optimization under scarce information

Proceedings of the 13th international symposium on Low power electronics and design
Transistor-specific delay modeling for SSTA

Proceedings of the conference on Design, automation and test in Europe
Incremental criticality and yield gradients

Proceedings of the conference on Design, automation and test in Europe
Variability driven gate sizing for binning yield optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Statistical Modeling and Analysis of Static Leakage and Dynamic Switching Power

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Adjustment-based modeling for statistical static timing analysis with high dimension of variability

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Practical, fast Monte Carlo statistical static timing analysis: why and how

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
On the futility of statistical power optimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Bound-based identification of timing-violating paths under variability

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Statistical static timing analysis: A survey

Integration, the VLSI Journal
Statistical ordering of correlated timing quantities and its application for path ranking

Proceedings of the 46th Annual Design Automation Conference
Statistical reliability analysis under process variation and aging effects

Proceedings of the 46th Annual Design Automation Conference
Non-Gaussian statistical timing analysis using second-order polynomial fitting

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An on-the-fly parameter dimension reduction approach to fast second-order statistical static timing analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Adjustment-based modeling for timing analysis under variability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A framework for scalable postsilicon statistical delay prediction under process variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Optimal test margin computation for at-speed structural test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Timing model extraction for sequential circuits considering process variations

Proceedings of the 2009 International Conference on Computer-Aided Design
Statistical timing analysis based on simulation of lithographic process

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Timing variation-aware high-level synthesis considering accurate yield computation

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Digital statistical analysis using VHDL: impact of variations on timing and power using gate-level Monte Carlo simulation

Proceedings of the Conference on Design, Automation and Test in Europe
On hierarchical statistical static timing analysis

Proceedings of the Conference on Design, Automation and Test in Europe
Statistical timing yield optimization by gate sizing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scheduling and resource binding algorithm considering timing variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fast estimation of timing yield bounds for process variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Temperature aware statistical static timing analysis

Proceedings of the International Conference on Computer-Aided Design
Fast statistical timing analysis for circuits with post-silicon tunable clock buffers

Proceedings of the International Conference on Computer-Aided Design
Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods

Proceedings of the International Conference on Computer-Aided Design
Statistical critical path analysis considering correlations

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Statistical Timing and Power Optimization of Architecture and Device for FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Timing analysis with nonseparable statistical and deterministic variations
Reversible statistical max/min operation: concept and applications to timing

Proceedings of the 49th Annual Design Automation Conference
An accurate sparse-matrix based framework for statistical static timing analysis

Integration, the VLSI Journal
Thermal stress aware 3D-IC statistical static timing analysis

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
The effect of random dopant fluctuations on logic timing at low voltage

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fourier series approximation for max operation in non-Gaussian and quadratic statistical static timing analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Variability of process parameters makes prediction of digital circuit timing characteristics an important and challenging problem in modern chip design. Recently, statistical static timing analysis (statistical STA) has been proposed as a solution. Unfortunately, the existing approaches either do not consider explicit gate delay dependence on process parameters [3] - [6] or restrict analysis to linear Gaussian parameters only [1, [2]. Here we extend the capabilities of parameterized block-based statistical STA [1] to handle nonlinear function of delays and non-Gaussian parameters, while retaining maximum efficiency of processing linear Gaussian parameters. Our novel technique improves accuracy in predicting circuit timing characteristics and retains such benefits of parameterized block-based statistical STA as an incremental mode of operation, computation of criticality probabilities and sensitivities to process parameter variations. We implemented our technique in an industrial statistical timing analysis tool. Our experiments with large digital blocks showed both efficiency and accuracy of the proposed technique.