Automated framework for partitioning DSP applications in hybrid reconfigurable platforms

Authors:
M. D. Galanis;A. Milidonis;G. Theodoridis;D. Soudris;C. E. Goutis
Affiliations:
VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece;VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece;Section of Electronics, Physics Department, Aristotle University, Thessalonica, Greece;VLSI Design Center, Electrical and Computer Engineering Department, Democritus University, Xanthi, Greece;VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece
Venue:
Microprocessors & Microsystems
Year:
2007

Citing 17
Cited 1

A low power hardware/software partitioning approach for core-based embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A C compiler for a processor with a reconfigurable functional unit

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A decade of reconfigurable computing: a visionary retrospective

Proceedings of the conference on Design, automation and test in Europe
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Instruction generation and regularity extraction for reconfigurable processors

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Journal of VLSI Signal Processing Systems
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
The Garp Architecture and C Compiler

Computer
Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic

IEEE Design & Test
Profiling tools for hardware/software partitioning of embedded applications

Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
A Run-Time Reconfigurable Engine for Image Interpolation

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Energy savings and speedups from partitioning critical software loops to hardware in embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Mapping wireless communication algorithms onto a reconfigurable architecture

The Journal of Supercomputing
SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures

IEEE Transactions on Computers

Pre-synthesis resource generation and estimation for transport-triggered architecture (TTA)-like architecture

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a software framework that implements a formalized methodology for partitioning Digital Signal Processing applications between reconfigurable hardware blocks of different granularity. A hybrid generic reconfigurable architecture is considered, so that the methodology is applicable to a large variety of hybrid reconfigurable systems. The developed framework is composed of analysis, partitioning, and mapping tools. Although, the framework is parametrical in respect to the mapping procedures for the fine and coarse-grain reconfigurable units, we provide specific mapping algorithms for these types of hardware. In this work, the methodology is validated using five real-world digital signal processing applications; an orthogonal frequency division multiplexing transmitter, a cavity detector, a video compression technique, a JPEG encoder, and a wavelet-based image compressor. The experiments report that an average clock cycles decrease of 60.7%, relative to an all fine-grain mapping solution, is achieved using the developed framework for the considered applications.