Elastic Flow in an Application Specific Network-on-Chip

Authors:
Daniel Gebhardt;Kenneth S. Stevens
Affiliations:
School of Computing, University of Utah, Salt Lake City, U.S.A.;Electrical and Computer Engineering, University of Utah, Salt Lake City, U.S.A.
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2008

Citing 15
Cited 2

Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems

IEEE Design & Test
An Asynchronous Router for Multiple Service Levels Networks on Chip

ASYNC '05 Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems
An Application-Specific Design Methodology for STbus Crossbar Generation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A technique for low energy mapping and routing in network-on-chip architectures

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
An automated technique for topology and route generation of application specific on-chip interconnection networks

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A low complexity heuristic for design of custom network-on-chip architectures

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Synthesis of synchronous elastic architectures

Proceedings of the 43rd annual Design Automation Conference
Linear-programming-based techniques for synthesis of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Designing application-specific networks on chips with floorplan information

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Fixed-outline floorplanning: enabling hierarchical design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design space exploration for optimizing on-chip communication architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Energy and performance models for synchronous and asynchronous communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A Network-on-Chip (NoC) is increasingly needed to interconnect the large number and variety of Intellectual Property (IP) cells that make up a System-on-Chip (SoC). The network must be able to communicate between cells in di erent clock domains, and do so with minimal space, power, and latency overhead. In this paper, we describe an asynchronous NoC using an elastic-flow protocol, and methods of automatically generating a topology and router placement. We use the communication profile of the SoC design to drive the binary-tree topology creation and the physical placement of routers, and a force-directed approach to determine router locations. The nature of elastic-flow removes the need for large router bu ers, and thus we gain a significant power and space advantage compared to traditional NoCs. Additionally, our network is deadlock-free, and paths have bounded worst-case communication latencies.