Techniques for Design and Implementation of Secure Reconfigurable PUFs
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Power supply signal calibration techniques for improving detection resolution to hardware Trojans
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Proceedings of the 46th Annual Design Automation Conference
Gate-level characterization: foundations and hardware security applications
Proceedings of the 47th Design Automation Conference
A Trojan-resistant system-on-chip bus architecture
MILCOM'09 Proceedings of the 28th IEEE conference on Military communications
Detecting Trojans through leakage current analysis using multiple supply pad IDDQS
IEEE Transactions on Information Forensics and Security
A unified submodular framework for multimodal IC Trojan detection
IH'10 Proceedings of the 12th international conference on Information hiding
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SoC: a real platform for IP reuse, IP infringement, and IP protection
VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions
Proceedings of the International Conference on Computer-Aided Design
Wireless security techniques for coordinated manufacturing and on-line hardware trojan detection
Proceedings of the fifth ACM conference on Security and Privacy in Wireless and Mobile Networks
Experimental analysis of a ring oscillator network for hardware trojan detection in a 90nm ASIC
Proceedings of the International Conference on Computer-Aided Design
Provably complete hardware trojan detection using test point insertion
Proceedings of the International Conference on Computer-Aided Design
Energy attacks and defense techniques for wireless systems
Proceedings of the sixth ACM conference on Security and privacy in wireless and mobile networks
VeriTrust: verification for hardware trust
Proceedings of the 50th Annual Design Automation Conference
Scalable hardware trojan diagnosis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Detection of trojans using a combined ring oscillator network and off-chip transient power analysis
ACM Journal on Emerging Technologies in Computing Systems (JETC)
A sensor-assisted self-authentication framework for hardware trojan detection
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
FANCI: identification of stealthy malicious logic using boolean functional analysis
Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security
Hardware trojan design and detection: a practical evaluation
Proceedings of the Workshop on Embedded Systems Security
Stealthy dopant-level hardware trojans
CHES'13 Proceedings of the 15th international conference on Cryptographic Hardware and Embedded Systems
Temperature tracking: an innovative run-time approach for hardware Trojan detection
Proceedings of the International Conference on Computer-Aided Design
| Hi-index | 0.00 |
New attacker scenarios involving integrated circuits (ICs) are emerging that pose a tremendous threat to national security. Concerns about overseas fabrication facilities and the protection of deployed ICs have given rise to methods for IC authentication (ensuring that an IC being used in a system has not been altered, replaced, or spoofed) and hardware Trojan Horse (HTH) detection (ensuring that an IC fabricated in a non-secure facility contains the desired functionality and nothing more), but significant additional work is required to quell these treats. This paper discusses how a technique for precisely measuring the combinational delay of an arbitrarily large number of register-to-register paths internal to the functional portion of the IC can be used to provide the desired authentication and design alteration (including HTH implantation) detection. This low-cost delay measurement technique does not affect the main IC functionality and can be performed at-speed at both test-time and run-time.