Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors

  • Authors:
  • R. M. Averill;K. G. Barkley;M. A. Bowen;P. J. Camporese;A. H. Dansky;R. F. Hatch;D. E. Hoffman;M. D. Mayo;S. A. McCabe;T. G. McNamara;T. J. McPherson;G. A. Northrop;L. Sigal;H. H. Smith;D. A. Webber;P. M. Williams

  • Affiliations:
  • IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, New York;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York

  • Venue:
  • IBM Journal of Research and Development
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

System performance management is a broad category of techniques that cover all aspects of obtaining maximum performance or speed from a given design. Items such as sorting methodology, critical path improvements, semiconductor line optimization, power-supply ...