GNLS: a hybrid on-chip communication architecture for SoC designs

Authors:
Ling Wang;Chunda Ding;Shenghai Zhong;Jianwen Zhang
Affiliations:
School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China.;School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China.;School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China.;School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China
Venue:
International Journal of High Performance Systems Architecture
Year:
2011

Citing 16
Cited 3

A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
On-chip communication architecture for OC-768 network processors

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A Study on Communication Issues for Systems-on-Chip

Proceedings of the 15th symposium on Integrated circuits and systems design
Networks on chip

Networks on chip
xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs

ICCD '03 Proceedings of the 21st International Conference on Computer Design
The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Contrasting a NoC and a traditional interconnect fabric with layout awareness

Proceedings of the conference on Design, automation and test in Europe: Proceedings
HIBI Communication Network for System-on-Chip

Journal of VLSI Signal Processing Systems
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches

ACM Transactions on Design Automation of Electronic Systems (TODAES)
BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP

IEEE Computer Architecture Letters
Life-Inspired systems and their quality-driven design

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems

Communication and memory architecture design of application-specific high-end multiprocessors

VLSI Design
Scalable communication architectures for massively parallel hardware multi-processors

Journal of Parallel and Distributed Computing
Design of massively parallel hardware multi-processors for highly-demanding embedded applications

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose global network local bus (GNLS) communication architecture, where network interface is designed and DMA communication is given. We also study and compare the performance of bus-based and mesh-based with GNLS NoC-based infrastructure by theoretical analysis and simulation. It is shown that NoC-based infrastructure performs better than bus-based one in terms of latency when the number of flits contained in the packets exceeds certain threshold. In addition, GNLS-based infrastructure outperforms mesh-based one under the same condition, which verifies the correctness of the theoretical performance analysis. An example of design is given to show that the proposed architecture has better performance than bus, and Mesh based architecture.