GLARE: global and local wiring aware routability evaluation

Authors:
Yaoguang Wei;Cliff Sze;Natarajan Viswanathan;Zhuo Li;Charles J. Alpert;Lakshmi Reddy;Andrew D. Huber;Gustavo E. Tellez;Douglas Keller;Sachin S. Sapatnekar
Affiliations:
University of Minnesota, Minneapolis, MN;IBM Austin Research Lab, Austin, TX;IBM Systems and Technology Group, Austin, TX;IBM Austin Research Lab, Austin, TX;IBM Austin Research Lab, Austin, TX;IBM Systems and Technology Group, Hopewell Junction, NY;IBM Systems and Technology Group, Hopewell Junction, NY;IBM Systems and Technology Group, Burlington, VT;IBM Systems and Technology Group, Hopewell Junction, NY;University of Minnesota, Minneapolis, MN
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 14
Cited 14

Probabilistic congestion prediction

Proceedings of the 2004 international symposium on Physical design
FastRoute: a step to integrate global routing into placement

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
IPR: an integrated placement and routing algorithm

Proceedings of the 44th annual Design Automation Conference
BoxRouter 2.0: architecture and implementation of a hybrid and robust global router

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
NTHU-Route 2.0: a fast and stable global router

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
FastRoute 4.0: global router with efficient via minimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
High-performance global routing with fast overflow reduction

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
CRISP: congestion reduction by iterated spreading during placement

Proceedings of the 2009 International Conference on Computer-Aided Design
What makes a design difficult to route

Proceedings of the 19th international symposium on Physical design
A parallel integer programming approach to global routing

Proceedings of the 47th Design Automation Conference
Congestion analysis for global routing via integer programming

Proceedings of the International Conference on Computer-Aided Design
Estimating routing congestion using probabilistic analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
MaizeRouter: Engineering an Effective Global Router

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Guiding a physical design closure system to produce easier-to-route designs with more predictable timing

Proceedings of the 49th Annual Design Automation Conference
The DAC 2012 routability-driven placement contest and benchmark suite

Proceedings of the 49th Annual Design Automation Conference
Placement: hot or not?

Proceedings of the International Conference on Computer-Aided Design
ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite

Proceedings of the International Conference on Computer-Aided Design
BonnRoute: Algorithms and data structures for fast and good VLSI routing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Planning for local net congestion in global routing

Proceedings of the 2013 ACM international symposium on International symposium on physical design
Case study for placement solutions in ispd11 and dac12 routability-driven placement contests

Proceedings of the 2013 ACM international symposium on International symposium on physical design
CATALYST: planning layer directives for effective design closure

Proceedings of the Conference on Design, Automation and Test in Europe
Routing congestion estimation with real design constraints

Proceedings of the 50th Annual Design Automation Conference
Taming the complexity of coordinated place and route

Proceedings of the 50th Annual Design Automation Conference
Ripple 2.0: high quality routability-driven placement via global router integration

Proceedings of the 50th Annual Design Automation Conference
Optimization of placement solutions for routability

Proceedings of the 50th Annual Design Automation Conference
ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement

Proceedings of the 2014 on International symposium on physical design
Techniques for scalable and effective routability evaluation

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Industry routers are very complex and time consuming, and are becoming more so with the explosion in design rules and design for manufacturability requirements that multiply with each technology node. Global routing is just the first phase of a router and serves the dual purpose of (i) seeding the following phases of a router and (ii) evaluating whether the current design point is routable. Lately, it has become common to use a "light mode" version of the global router, similar to today's academic routers, to quickly evaluate the routability of a given placement. This use model suffers from two primary weaknesses: (i) it does not adequately model the local routing resources, while the model is important to remove opens and shorts and eliminate DRC violations, (ii) the metrics used to represent congestion are non-intuitive and often fail to pinpoint the key issues that need to be addressed. This paper presents solutions to both issues, and empirically demonstrates that incorporating the proposed solutions within a global routing based congestion analyzer yields a more accurate view of design routability.