Proud: a fast sea-of-gates placement algorithm

Authors:
Ren-Song Tsay;Ernest S. Kuh;Chi-Ping Hsu
Affiliations:
Department of EECS and the Electronics Research Laboratory, University of California, Berkeley, CA;Department of EECS and the Electronics Research Laboratory, University of California, Berkeley, CA;Hughes Aircraft Company, 500 Superior Avenue, Newpwrt Beach, Ca
Venue:
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Year:
1988

Citing 2
Cited 28

TimberWolf3.2: a new standard cell placement and global routing package

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
A min-cut placement algorithm for general cell assemblies based on a graph representation

DAC '79 Proceedings of the 16th Design Automation Conference

Performance-driven placement of cell based IC's

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Efficient final placement based on nets-as-points

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
A comparison of four two-dimensional gate matrix layout tools

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Optimization by simulated evolution with applications to standard cell placement

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
New placement and global routing algorithms for standard cell layouts

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Layout driven technology mapping

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Analytical placement: A linear or a quadratic objective function?

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Quantified suboptimality of VLSI layout heuristics

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Power minimization in IC design: principles and applications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Circuit placement chip optimization, and wire routing for IBM IC technology

IBM Journal of Research and Development
New spectral linear placement and clustering approach

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Power Optimization in VLSI Layout: A Survey

Journal of VLSI Signal Processing Systems
Circuit Placement, Chip Optimization, and Wire Routing for IBMIC Technology

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
Simulated quenching: a new placement method for module generation

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Congestion driven quadratic placement

DAC '98 Proceedings of the 35th annual Design Automation Conference
Network flow based circuit partitioning for time-multiplexed FPGAs

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Circuit partitioning for dynamically reconfigurable FPGAs

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Analytical minimization of half-perimeter wirelength

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
An MPGA-Like FPGA

IEEE Design & Test
Free space management for cut-based placement

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Gravity: Fast placement for 3-D VLSI

ACM Transactions on Design Automation of Electronic Systems (TODAES)
An integrated layout system for sea-of-gates module generation

EURO-DAC '91 Proceedings of the conference on European design automation
Unified quadratic programming approach for mixed mode placement

Proceedings of the 2005 international symposium on Physical design
Placement stability metrics

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A Floorplanning-Synthesis Methodology For Multiple Chip Module Design

Journal of Integrated Design & Process Science
Placement and beyond in honor of Ernest S. Kuh

Proceedings of the 2011 international symposium on Physical design
From academic ideas to practical physical design tools

Proceedings of the 2011 international symposium on Physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a fast and effective placement algorithm which takes advantage of inherent scarcity in the connectivity specification. It solves repeatedly sparse linear equations by the SOR (Successive Over-Relaxation) method in a top-down hierarchy. The algorithm has been implemented; for a triple-metal-layer 100K sea-of-gates design with 26,000 instances, it takes 50 minutes on a VAX 8650 and yields excellent results.