Interference in multiprocessor computer systems with interleaved memory
Communications of the ACM
An analysis of the instruction execution rate in certain computer structures
An analysis of the instruction execution rate in certain computer structures
Interference in Multiprocessor Systems with Localized Memory Access Probabilities
IEEE Transactions on Computers
Markov Models for Multiple Bus Multiprocessor Systems
IEEE Transactions on Computers
On the Effective Bandwidth of Parallel Memories
IEEE Transactions on Computers
Analysis of Memory Interference in Multiprocessors
IEEE Transactions on Computers
Reduction of Connections for Multibus Organization
IEEE Transactions on Computers
Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System
IEEE Transactions on Computers
Performance of Processor-Memory Interconnections for Multiprocessors
IEEE Transactions on Computers
A General Model for Memory Interference in Multiprocessors
IEEE Transactions on Computers
Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors
IEEE Transactions on Computers
On the Bandwidth and Interference in Interleaved Memory Systems
IEEE Transactions on Computers
Comments on 'Design and Analysis of Arbitration Protocols' by F. El Guibaly
IEEE Transactions on Computers
On Crossbar Switch and Multiple Bus Interconnection Networks with Overlapping Connectivity
IEEE Transactions on Computers
Performance Model for a Prioritized Multiple-Bus Multiprocessor System
IEEE Transactions on Computers
Performance Analysis of Multilevel Bus Networks for Hierarchical Multiprocessors
IEEE Transactions on Computers
Performance Modeling and Evaluation of Circuit Switching Using Clos Networks
IEEE Transactions on Computers
A Comprehensive Performance Evaluation of Crossbar Networks
IEEE Transactions on Parallel and Distributed Systems
A combinatorial approach to performance analysis of a shared-memory multiprocessor
COCOON'99 Proceedings of the 5th annual international conference on Computing and combinatorics
| Hi-index | 15.00 |
This correspondence presents two expressions in calculating effective memory bandwidth for a wide range of multiple-bus configurations. Also presented is an analytical solution for determining each processor's blocking probability in a multiple-bus system where different priorities are assigned to the processors.