Process variation robust clock tree routing

Authors:
Wai-Ching Douglas Lam;Cheng-Kok Koh
Affiliations:
Purdue University, W. Lafayette, IN;Purdue University, W. Lafayette, IN
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 13
Cited 3

Introduction to algorithms

Introduction to algorithms
A clustering-based optimization algorithm in zero-skew routings

DAC '93 Proceedings of the 30th international Design Automation Conference
Useful-skew clock routing with gate sizing for low power design

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Practical Bounded-Skew Clock Routing

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
Optimal wire-sizing function with fringing capacitance consideration

DAC '97 Proceedings of the 34th annual Design Automation Conference
Bounded-skew clock and Steiner routing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Impact of interconnect variations on the clock skew of a gigahertz microprocessor

Proceedings of the 37th Annual Design Automation Conference
A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance

Proceedings of the 37th Annual Design Automation Conference
UST/DME: a clock tree router for general skew constraints

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hybrid structured clock network construction

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Process variation aware clock tree routing

Proceedings of the 2003 international symposium on Physical design
Computation and Refinement of Statistical Bounds on Circuit Delay

Proceedings of the 40th annual Design Automation Conference
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Statistical clock tree routing for robustness to process variations

Proceedings of the 2006 international symposium on Physical design
Thermal-aware clock tree design to increase timing reliability of embedded SoCs

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Variability aware low-power delay optimal buffer insertion for global interconnects

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special section on 2009 IEEE system-on-chip conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

As the minimum feature sizes of VLSI circuits get smaller while the clock frequency increases, the effects of process variations become significant. We propose a UST/DME based approach to perform simultaneous non-zero clock skew scheduling and clock tree routing, taking into consideration the effects of process variations on clock skews. Our approach ensures that the generated clock tree has a high tolerance to process variations while minimizing the total capacitance of the clock tree, which is proportional to the total wirelength and the total number of buffers. Monte Carlo simulations show that our approach generates clock trees that are highly tolerant to process variations.