A Method for the Design of Fault Detection Experiments

Authors:
G. Gonenc
Affiliations:
-
Venue:
IEEE Transactions on Computers
Year:
1970

Citing 2
Cited 35

Variable-Length Distinguishing Sequences and Their Application to the Design of Fault-Detection Experiments

IEEE Transactions on Computers
Fault detecting experiments for sequential circuits

SWCT '64 Proceedings of the 1964 Proceedings of the Fifth Annual Symposium on Switching Circuit Theory and Logical Design

Fault Model-Driven Test Derivation from Finite State Models: Annotated Bibliography

MOVEP '00 Proceedings of the 4th Summer School on Modeling and Verification of Parallel Processes
Optimizing the Length of Checking Sequences

IEEE Transactions on Computers
Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic

IEEE Transactions on Computers
On a Novel Approach of Fault Detection in an Easily Testable Sequential Machine with Extra Inputs and Extra Outputs

IEEE Transactions on Computers
Fault Detection of Binary Sequential Machines Using R-Valued Test Machines

IEEE Transactions on Computers
Easily Testable Sequential Machines with Extra Inputs

IEEE Transactions on Computers
Fault-Detection Experiments for Parallel-Decomposable Sequential Machines

IEEE Transactions on Computers
Towards Deriving Test Sequences by Model Checking

Electronic Notes in Theoretical Computer Science (ENTCS)
Using adaptive distinguishing sequences in checking sequence constructions

Proceedings of the 2008 ACM symposium on Applied computing
Generating Checking Sequences for Partial Reduced Finite State Machines

TestCom '08 / FATES '08 Proceedings of the 20th IFIP TC 6/WG 6.1 international conference on Testing of Software and Communicating Systems: 8th International Workshop
Using formal specifications to support testing

ACM Computing Surveys (CSUR)
An Approach to Testing with Embedded Context Using Model Checker

ICFEM '08 Proceedings of the 10th International Conference on Formal Methods and Software Engineering
Exploring alternatives for transition verification

Journal of Systems and Software
Scalability issues with using FSMWeb to test web applications

Information and Software Technology
Generating Reduced Tests for FSMs with Extra States

TESTCOM '09/FATES '09 Proceedings of the 21st IFIP WG 6.1 International Conference on Testing of Software and Communication Systems and 9th International FATES Workshop
Generating checking sequences for a distributed test architecture

TestCom'03 Proceedings of the 15th IFIP international conference on Testing of communicating systems
Reducing test sequence length using invertible sequences

ICFEM'07 Proceedings of the formal engineering methods 9th international conference on Formal methods and software engineering
Coverage criteria for state based specifications

Formal methods and testing
Generating a checking sequence with a minimum number of reset transitions

Automated Software Engineering
Checking experiments for stream X-machines

Theoretical Computer Science
FSM-based conformance testing methods: A survey annotated with experimental evaluation

Information and Software Technology
Reaching and Distinguishing States of Distributed Systems

SIAM Journal on Computing
Using distinguishing and UIO sequences together in a checking sequence

TestCom'06 Proceedings of the 18th IFIP TC6/WG6.1 international conference on Testing of Communicating Systems
Reducing the lengths of checking sequences by overlapping

TestCom'06 Proceedings of the 18th IFIP TC6/WG6.1 international conference on Testing of Communicating Systems
Generalizing redundancy elimination in checking sequences

ISCIS'05 Proceedings of the 20th international conference on Computer and Information Sciences
Conditions for avoiding controllability problems in distributed testing

ICFEM'06 Proceedings of the 8th international conference on Formal Methods and Software Engineering
Eliminating redundant tests in a checking sequence

TestCom'05 Proceedings of the 17th IFIP TC6/WG 6.1 international conference on Testing of Communicating Systems
On FSM-Based fault diagnosis

TestCom'05 Proceedings of the 17th IFIP TC6/WG 6.1 international conference on Testing of Communicating Systems
New state-recognition patterns for conformance testing of finite state machine implementations

Computer Standards & Interfaces
A study on the extended unique input/output sequence

Information Sciences: an International Journal
Review: Fault detection and diagnosis capabilities of test sequence selection methods based on the FSM model

Computer Communications
Research: TESTGEN: An environment for protocol test suite generation and selection

Computer Communications
Research: Synchronizable test sequence generation using UIO sequences

Computer Communications
UIOE: a protocol test sequence generation method using the transition executability analysis (TEA)

Computer Communications
On reducing test length for FSMs with extra states

Software Testing, Verification & Reliability

Quantified Score

Hi-index	15.00

Visualization

Abstract

A methodical procedure for organization of fault detection experiments for synchronous sequential machines possessing distinguishing sequences (DS) is given. The organization is based on the transition checking approach. The checking experiment is considered in three concatenative parts: 1) the initial sequence which brings the machine under test into a specific state, 2) the a-sequence to recognize all the states and to establish the information about the next states under the input DS, and 3) the β-sequence to check all the individual transitions in the state table.