Low-Power Design by Hazard Filtering
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Timing
Gate-Level Mitigation Techniques for Neutron-Induced Soft Error Rate
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Soft Errors in Advanced Computer Systems
IEEE Design & Test
DSN '05 Proceedings of the 2005 International Conference on Dependable Systems and Networks
On Transistor Level Gate Sizing for Increased Robustness to Transient Faults
IOLTS '05 Proceedings of the 11th IEEE International On-Line Testing Symposium
On Implementing a Soft Error Hardening Technique by Using an Automatic Layout Generator: Case Study
IOLTS '05 Proceedings of the 11th IEEE International On-Line Testing Symposium
Load and Logic Co-Optimization for Design of Soft-Error Resistant Nanometer CMOS Circuits
IOLTS '05 Proceedings of the 11th IEEE International On-Line Testing Symposium
Cost-effective radiation hardening technique for combinational logic
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A design approach for radiation-hard digital electronics
Proceedings of the 43rd annual Design Automation Conference
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Soft error reduction in combinational logic using gate resizing and flipflop selection
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Digital Circuit Optimization via Geometric Programming
Operations Research
Latch Susceptibility to Transient Faults and New Hardening Approach
IEEE Transactions on Computers
Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger
Journal of Electronic Testing: Theory and Applications
Soft error rate reduction using redundancy addition and removal
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits
ETS '08 Proceedings of the 2008 13th European Test Symposium
Gate sizing to radiation harden combinational logic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Design of self correcting radiation hardened digital circuits using decoupled ground bus
Proceedings of the 20th symposium on Great lakes symposium on VLSI
| Hi-index | 0.00 |
This paper describes a tunable transient filter (TTF) design for soft error rate reduction in combinational logic circuits. TTFs can be inserted into combinational circuits to suppress propagated single-event transients (SETs) before they can be captured in latches or flip-flops. TTFs are tuned by adjusting the maximum width of the propagated SET that can be suppressed. A TTF requires 6–14 transistors, making it an attractive cost-effective option to reduce the soft error rate in combinational circuits. A global optimization approach based on geometric programming that integrates TTF insertion with dual-V DD and gate sizing is described. Simulation results for the 65 nm process technology indicate that a 17–48× reduction in the soft error rate can be achieved with this approach.