Parallel Preconditioning with Sparse Approximate Inverses
SIAM Journal on Scientific Computing
A static pattern-independent technique for power grid voltage integrity verification
Proceedings of the 40th annual Design Automation Conference
Iterative Methods for Sparse Linear Systems
Iterative Methods for Sparse Linear Systems
Power grid voltage integrity verification
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Fast flip-chip power grid analysis via locality and grid shells
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A geometric approach for early power grid verification using current constraints
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
An efficient dual algorithm for vectorless power grid verification under linear current constraints
Proceedings of the 47th Design Automation Conference
More realistic power grid verification based on hierarchical current and power constraints
Proceedings of the 2011 international symposium on Physical design
Efficient incremental analysis of on-chip power grid via sparse approximation
Proceedings of the 48th Design Automation Conference
Power grid verification using node and branch dominance
Proceedings of the 48th Design Automation Conference
Power grid correction using sensitivity analysis under an RC model
Proceedings of the 48th Design Automation Conference
Vectorless verification of RLC power grids with transient current constraints
Proceedings of the International Conference on Computer-Aided Design
A hierarchical matrix inversion algorithm for vectorless power grid verification
Proceedings of the International Conference on Computer-Aided Design
Power grid correction using sensitivity analysis
Proceedings of the International Conference on Computer-Aided Design
Early P/G grid voltage integrity verification
Proceedings of the International Conference on Computer-Aided Design
Power grid analysis and verification considering temperature variations
Microelectronics Journal
Incremental power grid verification
Proceedings of the 49th Annual Design Automation Conference
Overview of vectorless/early power grid verification
Proceedings of the International Conference on Computer-Aided Design
Scalable vectorless power grid current integrity verification
Proceedings of the 50th Annual Design Automation Conference
Constraint abstraction for vectorless power grid verification
Proceedings of the 50th Annual Design Automation Conference
Modeling and analysis of power distribution networks in 3-D ICs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A vectorless framework for power grid electromigration checking
Proceedings of the International Conference on Computer-Aided Design
| Hi-index | 0.00 |
Power grid verification in modern integrated circuits is an integral part of early system design where adjustments can be most easily incorporated. In this work, we describe an early verification approach under the framework of current constraints where worst-case node voltage drops are computed via linear programs proportional to the grid size. We propose an efficient method based on a sparse approximate inverse technique to greatly reduce the size of such linear programs while ensuring a user-specified over-estimation margin (in volts) on the exact solution.