Functional test generation using efficient property clustering and learning techniques

Authors:
Mingsong Chen;Prabhat Mishra
Affiliations:
Department of Computer and Information Science and Engineering, University of Florida, Gainesville, FL;Department of Computer and Information Science and Engineering, University of Florida, Gainesville, FL
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 15
Cited 5

GRASP: A Search Algorithm for Propositional Satisfiability

IEEE Transactions on Computers
Using model checking to generate tests from requirements specifications

ESEC/FSE-7 Proceedings of the 7th European software engineering conference held jointly with the 7th ACM SIGSOFT international symposium on Foundations of software engineering
Model checking

Model checking
Chaff: engineering an efficient SAT solver

Proceedings of the 38th annual Design Automation Conference
SATIRE: a new incremental satisfiability engine

Proceedings of the 38th annual Design Automation Conference
Efficient conflict driven learning in a boolean satisfiability solver

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
SAT Based Abstraction-Refinement Using ILP and Machine Learning Techniques

CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Incremental deductive & inductive reasoning for SAT-based bounded model checking

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Computer Architecture, Fourth Edition: A Quantitative Approach

Computer Architecture, Fourth Edition: A Quantitative Approach
Specification-driven directed test generation for validation of pipelined processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Simulation-directed invariant mining for software verification

Proceedings of the conference on Design, automation and test in Europe
Specification-based compaction of directed tests for functional validation of pipelined processors

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Processor Description Languages

Processor Description Languages
An analysis of SAT-based model checking techniques in an industrial environment

CHARME'05 Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods

Directed test generation for validation of multicore architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
Automatic RTL Test Generation from SystemC TLM Specifications

ACM Transactions on Embedded Computing Systems (TECS)
Efficient self-learning techniques for SAT-based test generation

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Linking software testing results with a machine learning approach

Engineering Applications of Artificial Intelligence
Test compaction techniques for assertion-based test generation

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.03

Visualization

Abstract

Functional verification is one of the major bottlenecks in system-on-chip design due to the combined effects of increasing complexity and lack of automated techniques for generating efficient tests. Several promising ideas using bounded model checking are proposed over the years to efficiently generate counterexamples (tests). The existing researchers have used incremental satisfiability to improve the counterexample generation, involving only one property by sharing knowledge across instances of the same property with incremental bounds. In this paper, we present a framework that can efficiently reduce the overall test generation time by exploiting the similarity among different properties. This paper makes two primary contributions: 1) it proposes novel methods to cluster similar properties; and 2) it develops efficient learning techniques that can significantly reduce the overall test generation time for the properties in a cluster by sharing knowledge across similar test generation instances. Our experimental results using both software and hardware benchmarks demonstrate that our approach can drastically reduce (on average three to five times) the overall test generation time compared to existing methods.