SACTA: a self-adjusting clock tree architecture for adapting to thermal-induced delay variation

Authors:
Jieyi Long;Ja Chun Ku;Seda Ogrenci Memik;Yehea Ismail
Affiliations:
Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL;Samsung Electronics Co., Ltd., Kyungki-Do, Korea;Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL;Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 16
Cited 1

Systolic Evaluation of Polynomial Expressions

IEEE Transactions on Computers
Clock Skew Optimization

IEEE Transactions on Computers
Network flows: theory, algorithms, and applications

Network flows: theory, algorithms, and applications
A Design of Reed-Solomon Decoder with Systolic-Array Structure

IEEE Transactions on Computers
A polynomial combinatorial algorithm for generalized minimum cost flow

STOC '99 Proceedings of the thirty-first annual ACM symposium on Theory of computing
Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast FourierTransform in 0.25µm BulkCMOS

ASAP '02 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
JAGUAR: a high speed VLSI chip for JPEG image compression standard

VLSID '95 Proceedings of the 8th International Conference on VLSI Design
Reducing pipeline energy demands with local DVS and dynamic retiming

Proceedings of the 2004 international symposium on Low power electronics and design
WITHIN DIE THERMAL GRADIENT IMPACT ON CLOCK-SKEW: ANEW TYPE OF DELAY-FAULT MECHANISM

ITC '04 Proceedings of the International Test Conference on International Test Conference
A fast digit-serial systolic multiplier for finite field GF(2m)

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
TACO: temperature aware clock-tree optimization

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Dynamic thermal clock skew compensation using tunable delay buffers

Proceedings of the 2006 international symposium on Low power electronics and design
Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A self-adjusting clock tree architecture to cope with temperature variations

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Temperature-insensitive synthesis using multi-vt libraries

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Thermal-aware methodology for repeater insertion in low-power VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Modeling and characterization of thermally induced skew on clock distribution networks of nanometric ICs

Microelectronics Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract

Aggressive technology scaling down and low-power design techniques lead to uneven distributed power density, which translates into heat flow in the chips, causing significant temperature variations in both spatial and temporal terms. In order to mitigate the negative impacts of temperature variations on circuit timing, we propose SACTA, a self-adjusting clock tree architecture, which performs temperature-dependent dynamic clock skew scheduling to prevent timing violations in a pipelined circuit. The dynamic and adaptive features of SACTA are enabled by our proposed automatic temperature-adjustable skew buffers and temperature-insensitive skew buffers. These special delay elements are carefully tuned to ensure resilience of the entire circuit against temperature variation. To determine their configurations, we proposed an efficient and general clock tree design and optimization framework. Furthermore, we show that SACTA is applicable across a wide spectrum of circuits, including multi-Vdd/Vth designs. Experimental results show that a pipeline supported by SACTA is able to prevent thermal-induced timing violations within a significantly larger range of operating temperatures (on average, the violation-free range can be enhanced by over 15 °C).