Hierarchical segmentation for hardware function evaluation

Authors:
Dong-U Lee;Ray C. C. Cheung;Wayne Luk;John D. Villasenor
Affiliations:
Mojix, Inc., Los Angeles, CA;Solomon Systech Limited, Hong Kong;Department of Computing, Imperial College London, London, UK;Electrical Engineering Department, University of California, Los Angeles, CA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 15
Cited 2

An Interpolating Memory Unit for Function Evaluation: Analysis and Design

IEEE Transactions on Computers
Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations

IEEE Transactions on Computers
Arithmetic on the European Logarithmic Microprocessor

IEEE Transactions on Computers - Special issue on computer arithmetic
Division and Square Root: Digit-Recurrence Algorithms and Implementations

Division and Square Root: Digit-Recurrence Algorithms and Implementations
The Symmetric Table Addition Method for Accurate Function Approximation

Journal of VLSI Signal Processing Systems
Interleaved Memory Function Interpolators with Application to an Accurate LNS Arithmetic Unit

IEEE Transactions on Computers
A method to decompose multiple-output logic functions

Proceedings of the 41st annual Design Automation Conference
A Gaussian Noise Generator for Hardware-Based Simulations

IEEE Transactions on Computers
High-Speed Function Approximation Using a Minimax Quadratic Interpolator

IEEE Transactions on Computers
Multipartite Table Methods

IEEE Transactions on Computers
Table-based polynomials for fast hardware function evaluation

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Optimizing Hardware Function Evaluation

IEEE Transactions on Computers
Programmable numerical function generators based on quadratic approximation: architecture and synthesis method

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Elementary Functions: Algorithms and Implementation

Elementary Functions: Algorithms and Implementation
A Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation

IEEE Transactions on Computers

FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques

Journal of Systems Architecture: the EUROMICRO Journal
A hardware efficient random number generator for nonuniform distributions with arbitrary precision

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method for evaluating functions based on piecewise polynomial approximations (splines) with a hierarchical segmentation scheme targeting hardware implementation. The methodology provides significant reduction in table size compared to traditional uniform segmentation approaches. The use of hierarchies involving uniform splines and splines with size varying by powers of two is particularly well suited for the coverage of nonlinear regions. The segmentation step is automated and supports user-supplied precision requirements and approximation method. Bit-widths of the coefficients and arithmetic operators are optimized to minimize circuit area and enable a guarantee of 1 unit in the last place (ulp) accuracy at the output. A coefficient transformation technique is also described, which significantly reduces the dynamic ranges of the fixed-point polynomial coefficients. The hierarchical segmentation method is illustrated using a set of functions including -(x/2) log2x, cos-1(x), √-ln(x), a high-degree rational function, ln(1 + x), and 1/(1 + x). Various degree-1 and degree-2 approximation results for precisions between 8 to 24 bits are given. Hardware realizations are demonstrated on a Xilinx Virtex-4 field-programmable gate array (FPGA).