The Symmetric Table Addition Method for Accurate Function Approximation

Authors:
James E. Stine;Michael J. Schulte
Affiliations:
Computer Architecture and Arithmetic Laboratory, Electrical Engineering and Computer Science Department, Lehigh University, Bethlehem, PA 18015, USA;Computer Architecture and Arithmetic Laboratory, Electrical Engineering and Computer Science Department, Lehigh University, Bethlehem, PA 18015, USA
Venue:
Journal of VLSI Signal Processing Systems
Year:
1999

Citing 18
Cited 20

Computer arithmetic algorithms

Computer arithmetic algorithms
Sigmoid Generators for Neural Computing Using Piecewise Approximations

IEEE Transactions on Computers
Elementary functions: algorithms and implementation

Elementary functions: algorithms and implementation
Division Algorithms and Implementations

IEEE Transactions on Computers
Computer Approximations

Computer Approximations
DSP First: A Multimedia Approach

DSP First: A Multimedia Approach
Hardware Designs for Exactly Rounded Elementary Functions

IEEE Transactions on Computers
Householder CORDIC Algorithms

IEEE Transactions on Computers
Accurate Function Approximations by Symmetric Table Lookup and Addition

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Function Evaluation by Table Look-up and Addition

ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Faithful Bipartite ROM Reciprocal Tables

ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Cascaded Implementation of an Iterative Inverse--Square--Root Algorithm, with Overflow Lookahead

ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
The K5 transcendental functions

ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Symmetric Bipartite Tables for Accurate Function Approximation

ARITH '97 Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97)
Floating Point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessor

ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
A Minimized Hardware Architecture of Fast Phong Shader Using Taylor Series Approximation in 3D Graphics

ICCD '98 Proceedings of the International Conference on Computer Design
Software Manual for the Elementary Functions (Prentice-Hall series in computational mathematics)

Software Manual for the Elementary Functions (Prentice-Hall series in computational mathematics)
Novel reciprocal and square-root VLSI cell: architecture and application to signal processing

ICASSP '91 Proceedings of the Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference

Approximating Elementary Functions with Symmetric Bipartite Tables

IEEE Transactions on Computers
Error Analysis of the Kmetz/Maenner Algorithm

Journal of VLSI Signal Processing Systems
Multipartite Tables in JBits for the Evaluation of Functions on FPGAs

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
An Exponentiation Unit for an OpenGL Lighting Engine

IEEE Transactions on Computers
High-Speed Function Approximation Using a Minimax Quadratic Interpolator

IEEE Transactions on Computers
Multipartite Table Methods

IEEE Transactions on Computers
Optimizing Hardware Function Evaluation

IEEE Transactions on Computers
Programmable numerical function generators based on quadratic approximation: architecture and synthesis method

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Numerical Function Generators Using LUT Cascades

IEEE Transactions on Computers
A Digit-by-Digit Algorithm for mth Root Extraction

IEEE Transactions on Computers
Design Method for Numerical Function Generators Using Recursive Segmentation and EVBDDs

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Hardware generation of arbitrary random number distributions from uniform distributions via the inversion method

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High-performance hardware operators for polynomial evaluation

International Journal of High Performance Systems Architecture
Low precision table based complex reciprocal approximation

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques

Journal of Systems Architecture: the EUROMICRO Journal
A fast segmentation algorithm for piecewise polynomial numeric function generators

Journal of Computational and Applied Mathematics
Hierarchical segmentation for hardware function evaluation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-Gb/s LDPC code design and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Simulation line design using BP neural network

ICIC'06 Proceedings of the 2006 international conference on Intelligent Computing - Volume Part I
Tool support for software lookup table optimization

Scientific Programming

Quantified Score

Hi-index	0.02

Visualization

Abstract

This paper presents a high-speed method for computing elementary functionsusing parallel table lookups and multi-operand addition. Increasingthe number of tables and inputs to the multi-operand adder significantlyreduces the amount of memory required. Symmetry and leading zeros in thetable coefficients are used to reduce the amount of memory even further. Thismethod has a closed-form solution for the table entries and can be applied toany differentiable function. For 24-bit operands, it requires two tothree orders of magnitude less memory than conventional table lookups.