Graph-Based Algorithms for Boolean Function Manipulation
IEEE Transactions on Computers
Computer architecture: a quantitative approach
Computer architecture: a quantitative approach
MLP: string-functional semantics and Boyer-Moore mechanization for the formal verification of synchronous circuits
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Formal Verification of a Pipelined Microprocessor
IEEE Software
Sequential Circuit Design Using Synthesis and Optimization
ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Automated High-level Verification Against Clocked Algorithmic Specifications
CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications
Automatic test program generation for pipelined processors
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Architecture validation for processors
ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Efficient validity checking for processor verification
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
A scalable formal verification methodology for pipelined microprocessors
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Toward formalizing a validation methodology using simulation coverage
DAC '97 Proceedings of the 34th annual Design Automation Conference
Verifying correct pipeline implementation for microprocessors
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A Practical Methodology for the Formal Verification of RISC Processors
Formal Methods in System Design
High-level test generation for design verification of pipelined microprocessors
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
An RTL Abstraction Technique for Processor MicroarchitectureValidation and Test Generation
Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Verification of Processor Microarchitectures
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Si-Emulation: System Verification Using Simulation and Emulation
ITC '00 Proceedings of the 2000 IEEE International Test Conference
Integrated verification approach during ADL-driven processor design
Microelectronics Journal
| Hi-index | 0.00 |