Optimal clock period FPGA technology mapping for sequential circuits

  • Authors:
  • Peichen Pan;C. L. Liu

  • Affiliations:
  • Dept. of Electrical & Computer Eng., Clarkson University, Potsdam, NY;Dept. of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL

  • Venue:
  • DAC '96 Proceedings of the 33rd annual Design Automation Conference
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract