Congestion estimation during top-down placement

Authors:
Xiaojian Yang;Ryan Kastner;Majid Sarrafzadeh
Affiliations:
Computer Science Department, University of California at Los Angeles, Los Angeles, CA;Computer Science Department, University of California at Los Angeles, Los Angeles, CA;Computer Science Department, University of California at Los Angeles, Los Angeles, CA
Venue:
Proceedings of the 2001 international symposium on Physical design
Year:
2001

Citing 11
Cited 18

Analytical placement: A linear or a quadratic objective function?

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
RISA: accurate and efficient placement routability modeling

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Multilevel hypergraph partitioning: application in VLSI domain

DAC '97 Proceedings of the 34th annual Design Automation Conference
The ISPD98 circuit benchmark suite

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Congestion driven quadratic placement

DAC '98 Proceedings of the 35th annual Design Automation Conference
On the behavior of congestion minimization during placement

ISPD '99 Proceedings of the 1999 international symposium on Physical design
TimberWolf3.2: a new standard cell placement and global routing package

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Multi-center congestion estimation and minimization during placement

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Why interconnect prediction doesn't work

SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
Wirelength estimation based on rent exponents of partitioning and placement

Proceedings of the 2001 international workshop on System-level interconnect prediction

Wirelength estimation based on rent exponents of partitioning and placement

Proceedings of the 2001 international workshop on System-level interconnect prediction
Optimized pin assignment for lower routing congestion after floorplanning phase

SLIP '02 Proceedings of the 2002 international workshop on System-level interconnect prediction
An effective congestion driven placement framework

Proceedings of the 2002 international symposium on Physical design
Routability driven white space allocation for fixed-die standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Perimeter-degree: a priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement

Proceedings of the 2003 international workshop on System-level interconnect prediction
A-priori wirelength and interconnect estimation based on circuit characteristics

Proceedings of the 2003 international workshop on System-level interconnect prediction
Rapid and Reliable Routability Estimation for FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Congestion reduction during placement with provably good approximation bound

ACM Transactions on Design Automation of Electronic Systems (TODAES)
System-Level Point-to-Point Communication Synthesis Using Floorplanning Information

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Probabilistic congestion prediction

Proceedings of the 2004 international symposium on Physical design
Pre-layout wire length and congestion estimation

Proceedings of the 41st annual Design Automation Conference
Is probabilistic congestion estimation worthwhile?

Proceedings of the 2005 international workshop on System level interconnect prediction
On interactions between routing and detailed placement

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Dragon2006: blockage-aware congestion-controlling mixed-size placer

Proceedings of the 2006 international symposium on Physical design
Microminiature packaging and integrated circuitry: the work of E. F. Rent, with an application to on-chip interconnection requirements

IBM Journal of Research and Development - POWER5 and packaging
Tutorial on congestion prediction

Proceedings of the 2007 international workshop on System level interconnect prediction
Fast and accurate routing demand estimation for efficient routability-driven placement

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Congestion is one of the fundamental issues in VLSI physical design. In this paper, we propose two congestion estimation approaches for early placement stages. First, we theoretically analyze the peak congestion value of the design and experimentally validate the estimation approach. Second, we estimate regional congestion in the early top-down placement. This is done by combining the wirelength distribution model and inter-region wire estimation. Both approaches are based on the well known Rent's rule, which is previously used for wirelength estimation. This is the first attempt to predict congestion using Rent's rule. The estimation results are compared with the layout after placement and global routing. Experiments on large industry circuits show that the early congestion estimation based on Rent's rule is a promising approach.