An efficient analytical model of coupled on-chip RLC interconnects

Authors:
Liang Yin;Lei He
Affiliations:
Electrical and Computer Engineering Department, University of Wisconsin, Madison, WI;Electrical and Computer Engineering Department, University of Wisconsin, Madison, WI
Venue:
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Year:
2001

Citing 10
Cited 9

Efficient simulation of lossy and dispersive transmission lines

DAC '94 Proceedings of the 31st annual Design Automation Conference
Optimal equivalent circuits for interconnect delay calculations using moments

EURO-DAC '94 Proceedings of the conference on European design automation
Transmission line synthesis

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Performance optimization of VLSI interconnect layout

Integration, the VLSI Journal
Interconnect design for deep submicron ICs

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Shaping a VLSI wire to minimize delay using transmission line model

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Interconnect coupling noise in CMOS VLSI circuits

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Equivalent Elmore delay for RLC trees

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

An efficient model for frequency-dependent on-chip inductance

GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
A decoupling method for analysis of coupled RLC interconnects

Proceedings of the 12th ACM Great Lakes symposium on VLSI
Analytical signal integrity verification models for inductance-dominant multi-coupled VLSI interconnects

SLIP '02 Proceedings of the 2002 international workshop on System-level interconnect prediction
Shielding effect of on-chip interconnect inductance

Proceedings of the 13th ACM Great Lakes symposium on VLSI
CNB: a critical-network-based timing optimization method for standard cell global routing

Journal of Computer Science and Technology
A simplified transmission-line based crosstalk noise model for on-chip RLC wiring

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Non-Physical Pseudo-Wave-Based Modal Decoupling Technique of Multi- Coupled Co-Planar Transmission Lines with Homogeneous Dielectric Media

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Shielding effect of on-chip interconnect inductance

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a new decoupled model for two coupled transmission lines with consideration of the inductive effect. It maps two coupled lines into two completely isolated lines with separated drivers and receivers, and has no loss of accuracy during the decoupling procedure. Further, we derive a closed-form time domain response for an isolated transmission line using a one-segment RLC II model. Combining the two models, we have an analytical time-domain solution to two coupled transmission lines. The model gives satisfied results for up to 5000 um-long lines when compared to SPICE simulation over an accurate distributed RLC circuit model, and can be used to model on-chip wires in the layout design, logic synthesis and high level design.