A Heterogeneous Multiprocessor Architecture for Flexible Media Processing

Authors:
Martijn J. Rutten;Jos T. J. van Eijndhoven;Egbert G. T. Jaspers;Pieter van der Wolf;Evert-Jan D. Pol;Om Prakash Gangwal;Adwin Timmer
Affiliations:
-;-;-;-;-;-;-
Venue:
IEEE Design & Test
Year:
2002

Citing 4
Cited 25

YAPI: application modeling for signal processing systems

Proceedings of the 37th Annual Design Automation Conference
Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems

IEEE Design & Test
Design of multi-tasking coprocessor control for Eclipse

Proceedings of the tenth international symposium on Hardware/software codesign
Robust Media Processing in a Flexible and Cost-Effective Network of Multi-Tasking Coprocessors

ECRTS '02 Proceedings of the 14th Euromicro Conference on Real-Time Systems

Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Heterogeneous MP-SoC: the solution to energy-efficient signal processing

Proceedings of the 41st annual Design Automation Conference
Tuning SoC platforms for multimedia processing: identifying limits and tradeoffs

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Design and programming of embedded multiprocessors: an interface-centric approach

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms

IEEE Design & Test
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design

Proceedings of the 42nd annual Design Automation Conference
Multi-processor system design with ESPAM

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Flexible modelling and performance debugging of real-time embedded multimedia systems

MULTIMEDIA '06 Proceedings of the 14th annual ACM international conference on Multimedia
Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs

Proceedings of the 44th annual Design Automation Conference
A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip

Journal of Systems Architecture: the EUROMICRO Journal
Scenario selection and prediction for DVS-aware scheduling of multimedia applications

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Daedalus: toward composable multimedia MP-SoC design

Proceedings of the 45th annual Design Automation Conference
Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Processor Description Languages

Processor Description Languages
Cache-aware timing analysis of streaming applications

Real-Time Systems
Fast model-based test case classification for performance analysis of multimedia MPSoC platforms

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Hardware-based synchronization framework for heterogeneous RISC/coprocessor architectures

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Support for dynamic adaptation in next generation packet processing systems

ICC'09 Proceedings of the 2009 IEEE international conference on Communications
Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs

CASES '11 Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems
Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems
CADSE: communication aware design space exploration for efficient run-time MPSoC management

Frontiers of Computer Science: Selected Publications from Chinese Universities
A multi-context processor for real-time concurrent tasks fuzzy reasoning

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Eclipse is a scalable architecture template for designing data-dependent stream-processing subsystems of media-processing SoCs. It combines application configuration flexibility with the efficiency of function-specific coprocessors that concurrently execute the tasks of one or more applications. New media applications such as high definition digital television, set-top boxes with time-shift functionality, 3D games, video conferencing, and MPEG-4 interactivity have generated ademand for increasingly flexible consumer electronics products. These products are evolving into multifunctional devices that combine a set of media applications. The required set of applications and their format vary per product, per country, and over time as standards evolve.