Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip

Authors:
Sander Stuijk;Twan Basten;Marc Geilen;Amir Hossein Ghamarian;Bart Theelen
Affiliations:
Eindhoven University of Technology, Department of Electrical Engineering, Electronic Systems, Den Dolech 2, 5612AZ Eindhoven, The Netherlands;Eindhoven University of Technology, Department of Electrical Engineering, Electronic Systems, Den Dolech 2, 5612AZ Eindhoven, The Netherlands;Eindhoven University of Technology, Department of Electrical Engineering, Electronic Systems, Den Dolech 2, 5612AZ Eindhoven, The Netherlands;Eindhoven University of Technology, Department of Electrical Engineering, Electronic Systems, Den Dolech 2, 5612AZ Eindhoven, The Netherlands;Eindhoven University of Technology, Department of Electrical Engineering, Electronic Systems, Den Dolech 2, 5612AZ Eindhoven, The Netherlands
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2008

Citing 21
Cited 4

Static scheduling of synchronous data flow programs for digital signal processing

IEEE Transactions on Computers
The turn model for adaptive routing

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Parallel Computer Architecture: A Hardware/Software Approach

Parallel Computer Architecture: A Hardware/Software Approach
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
Networks on Chips: A New SoC Paradigm

Computer
A Heterogeneous Multiprocessor Architecture for Flexible Media Processing

IEEE Design & Test
Task-level timing models for guaranteed performance in multiprocessor networks-on-chip

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A unified approach to constrained mapping and routing on network-on-chip architectures

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Application-specific network-on-chip architecture customization via long-range link insertion

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A methodology for mapping multiple use-cases onto networks on chips

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs

Proceedings of the 43rd annual Design Automation Conference
Throughput Analysis of Synchronous Data Flow Graphs

ACSD '06 Proceedings of the Sixth International Conference on Application of Concurrency to System Design
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
Flexible Bus and NoC Performance Analysis with Configurable Synthetic Workloads

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
Resource-Efficient Routing and Scheduling of Time-Constrained Network-on-Chip Communication

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An improved algorithm for slot selection in the Æthereal network-on-chip

Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
Communication-aware Heterogeneous Multiprocessor Mapping for Real-time Streaming Systems

Journal of Signal Processing Systems
A reconfigurable real-time SDRAM controller for mixed time-criticality systems

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

Network-on-chip-based multiprocessor systems-on-chip are considered as future embedded systems platforms. One of the steps in mapping an application onto such a parallel platform involves scheduling the communication on the network-on-chip. This paper presents different scheduling strategies that minimize resource usage by exploiting all scheduling freedom offered by networks-on-chip. It also introduces a technique to take the dynamism in applications into account when scheduling the communication of an application on the network-on-chip while minimizing the resource usage. Our experiments show that resource-utilization is improved when compared to existing techniques.