Task-level timing models for guaranteed performance in multiprocessor networks-on-chip

  • Authors:

  • P. Poplavko;T. Basten;M. Bekooij;J. van Meerbergen;B. Mesman

  • Affiliations:

  • Eindhoven University of Technology, Eindhoven, The Netherlands and Philips Research Laboratories Eindhoven, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands;Philips Research Laboratories Eindhoven, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands and Philips Research Laboratories Eindhoven, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands and Philips Research Laboratories Eindhoven, Eindhoven, The Netherlands

  • Venue:
  • Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
  • Year:
  • 2003

Quantified Score

Hi-index 0.00

Visualization

Abstract

We consider a dynamic application running on a multiprocessor network-on-chip as a set of independent jobs, each job possibly running on multiple processors. To provide guaranteed quality and performance, the scheduling of jobs, jobs themselves and the hardware must be amenable to timing analysis. For a certain class of applications and multiprocessor architectures, we propose exact timing models that effectively co-model both the computation and communication of a job. The models are based on interprocessor communication (IPC) graphs [4]. Our main contribution is a precise model of network-on-chip communication, including buffer models. We use a JPEG-decoder job as an example to demonstrate that our models can be used in practice to derive upper bounds on the job execution time and to reason about optimal buffer sizes.