Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique

Authors:
Cesar Marcon;Ney Calazans;Fernando Moraes;Altamiro Susin;Igor Reis;Fabiano Hessel
Affiliations:
PPGC - II - UFRGS, Brazil;PPGCC - FACIN - PUCRS, Brazil;PPGCC - FACIN - PUCRS, Brazil;PPGC - II - UFRGS, Brazil;PPGCC - FACIN - PUCRS, Brazil;PPGCC - FACIN - PUCRS, Brazil
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2005

Citing 7
Cited 21

TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Analysis of power consumption on switch fabrics in network routers

Proceedings of the 39th annual Design Automation Conference
Power and performance evaluation of globally asynchronous locally synchronous processors

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Packetization and routing analysis of on-chip multiprocessor networks

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems

Proceedings of the 43rd annual Design Automation Conference
Energy-aware synthesis of networks-on-chip implemented with voltage islands

Proceedings of the 44th annual Design Automation Conference
Fitting the router characteristics in NoCs to meet QoS requirements

Proceedings of the 20th annual conference on Integrated circuits and systems design
3-D topologies for networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
Integrated code and data placement in two-dimensional mesh based chip multiprocessors

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Increasing NoC power estimation accuracy through a rate-based model

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
The era of many-modules SoC: revisiting the NoC mapping problem

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Efficient mapping of an image processing application for a network-on-chip based implementation

International Journal of High Performance Systems Architecture
Combining mapping and partitioning exploration for NoC-based embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
Leveraging application-level requirements in the design of a NoC for a 4G SoC: a case study

Proceedings of the Conference on Design, Automation and Test in Europe
Customized computer-aided application mapping on NoC infrastructure using multi-objective optimization

Journal of Systems Architecture: the EUROMICRO Journal
A deadlock-free routing algorithm for dynamically reconfigurable Networks-on-Chip

Microprocessors & Microsystems
Hierarchical circuit-switched NoC for multicore video processing

Microprocessors & Microsystems
CAFES: A framework for intrachip application modeling and communication architecture design

Journal of Parallel and Distributed Computing
Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Preference-based multi-objective evolutionary algorithms for power-aware application mapping on NoC platforms

Expert Systems with Applications: An International Journal
MpAssign: A Framework for Solving the Many-Core Platform Mapping Problem

Software—Practice & Experience
A survey on application mapping strategies for Network-on-Chip design

Journal of Systems Architecture: the EUROMICRO Journal
CusNoC: fast full-chip custom NoC generation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP cores and advanced interconnection schemes, such as hierarchical bus architectures or networks on chip (NoCs). Modeling applications involves capturing its computation and communication characteristics. Previously proposed communication weighted models (CWM) consider only the application communication aspects. This work proposes a communication dependence and computation model (CDCM) that can simultaneously consider both aspects of an application. It presents a solution to the problem of mapping applications on regular NoCs while considering execution time and energy consumption. The use of CDCM is shown to provide estimated average reductions of 40% in execution time, and 20% in energy consumption, for current technologies.