On-chip power distribution grids with multiple supply voltages for high performance integrated circuits

Authors:
Mikhail Popovich;Eby G. Friedman;Michael Sotman;Avinoam Kolodny
Affiliations:
University of Rochester, Rochester, New York;University of Rochester, Rochester, New York;Technion -- Israel Institute of Technology, Haifa, Israel;Technion -- Israel Institute of Technology, Haifa, Israel
Venue:
GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Year:
2005

Citing 6
Cited 11

Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Variable voltage scheduling

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
A low-power design method using multiple supply voltages

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Properties of on-chip inductive current loops

Proceedings of the 12th ACM Great Lakes symposium on VLSI
Scaling trends of on-chip power distribution noise

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Power distribution techniques for dual VDD circuits

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Application-driven floorplan-aware voltage island design

Proceedings of the 45th annual Design Automation Conference
Effective radii of on-chip decoupling capacitors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On-chip power distribution grids with multiple supply voltages for high-performance integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power FinFET circuit synthesis using multiple supply and threshold voltages

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Application-driven voltage-island partitioning for low-power system-on-chip design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints

Proceedings of the 2010 ACM Symposium on Applied Computing
Energy efficient mapping and voltage islanding for regular NoC under design constraints

International Journal of High Performance Systems Architecture
Power efficient voltage islanding for Systems-on-Chip from a floorplanning perspective

Proceedings of the Conference on Design, Automation and Test in Europe
Analysis and reduction of supply noise fluctuations induced by embedded via-programming ROM

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Floorplanning considering IR drop in multiple supply voltages island designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multiple supply voltages are often utilized to decrease power dissipation in high performance integrated circuits. On-chip power distribution grids with multiple supply voltages are discussed in this paper. A power distribution grid with multiple supply voltages and multiple grounds is presented. The proposed power delivery scheme reduces power supply voltage drops as compared to conventional power distribution systems with dual supplies and a single ground by 17% on average (20% maximum). For an example power grid with decoupling capacitors placed between the power supply and ground, the proposed grid with multiple supply and multiple ground exhibits, respectively, 13% and 18% average performance improvement. The proposed power distribution grid can be an alternative to a single supply voltage and single ground power distribution system.