Formal Control Techniques for Power-Performance Management

Authors:
Qiang Wu;Philo Juang;Margaret Martonosi;Li-Shiuan Peh;Douglas W. Clark
Affiliations:
Princeton University;Princeton University;Princeton University;Princeton University;Princeton University
Venue:
IEEE Micro
Year:
2005

Citing 19
Cited 19

Automatic control systems (7th ed.)

Automatic control systems (7th ed.)
The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Improving dynamic voltage scaling algorithms with PACE

Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Adaptive Control

Adaptive Control
Control-theoretic dynamic frequency and voltage scaling for multimedia workloads

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Power efficiency of voltage scaling in multiple clock, multiple voltage cores

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Dynamic frequency and voltage control for a multiple clock domain microarchitecture

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
Compile-time dynamic voltage scaling settings: opportunities and limits

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor

Proceedings of the 30th annual international symposium on Computer architecture
A critical analysis of application-adaptive multiple clock processors

Proceedings of the 2003 international symposium on Low power electronics and design
Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Automated energy/performance macromodeling of embedded software

Proceedings of the 41st annual Design Automation Conference
XTREM: a power simulator for the Intel XScale® core

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Formal online methods for voltage/frequency control in multiple clock domain microprocessors

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Hybrid simulation for embedded software energy estimation

Proceedings of the 42nd annual Design Automation Conference
Coordinated, distributed, formal energy management of chip multiprocessors

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design

Synchronization-driven dynamic speed scaling for MPSoCs

Proceedings of the 2006 international symposium on Low power electronics and design
A control theoretic approach to energy-efficient pipelined computation in MPSoCs

ACM Transactions on Embedded Computing Systems (TECS) - Special Section LCTES'05
No "power" struggles: coordinated multi-level power management for the data center

Proceedings of the 13th international conference on Architectural support for programming languages and operating systems
Power capping: a prelude to power shifting

Cluster Computing
Performance adaptive power-aware reconfigurable optical interconnects for high-performance computing (HPC) systems

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Bounding energy consumption in large-scale MPI programs

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Control theory-based DVS for interactive 3D games

Proceedings of the 45th annual Design Automation Conference
PowerNap: eliminating server idle power

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Methods for power optimization in SOC-based data flow systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
SHARP control: controlled shared cache management in chip multiprocessors

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Run-time adaptive workload estimation for dynamic voltage scaling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A feedback-based approach to DVFS in data-flow applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modelling of staged routing for reduced carbon footprints of large server clusters

International Journal of Communication Networks and Distributed Systems
The PowerNap Server Architecture

ACM Transactions on Computer Systems (TOCS)
METE: meeting end-to-end QoS in multicores through system-wide resource management

Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems
METE: meeting end-to-end QoS in multicores through system-wide resource management

ACM SIGMETRICS Performance Evaluation Review - Performance evaluation review
Feedback control based cache reliability enhancement for emerging multicores

Proceedings of the International Conference on Computer-Aided Design
Dynamic QoS management for chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO)
Dynamic power management for multidomain system-on-chip platforms: An optimal control approach

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

These techniques determine when to speed up a processor to reach performance targets and when to slow it down to save energy. They use dynamic voltage and frequency scaling to balance speed and avoid worst case frequency limitations for both multiple-clock-domain and chip multiprocessors.