Automated throughput-driven synthesis of bus-based communication architectures

Authors:
Sudeep Pasricha;Nikil Dutt;Mohamed Ben-Romdhane
Affiliations:
University of California, Irvine, CA;University of California, Irvine, CA;Conexant Systems Inc., Newport Beach, CA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 12
Cited 5

Protocol selection and interface generation for HW-SW codesign

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Communication synthesis for distributed embedded systems

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Bus-based communication synthesis on system level

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Proceedings of the 38th annual Design Automation Conference
Constraint-driven communication synthesis

Proceedings of the 39th annual Design Automation Conference
Latency-guided on-chip bus network design

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Efficient exploration of the SoC communication architecture design space

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
AMBA: Enabling Reusable On-Chip Designs

IEEE Micro
Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Extending the transaction level modeling approach for fast communication architecture exploration

Proceedings of the 41st annual Design Automation Conference
Automated Bus Generation for Multiprocessor SoC Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Constraint-driven bus matrix synthesis for MPSoC

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Contentions-conscious dynamic but deterministic scheduling of computational and communication tasks

Proceedings of the 2006 ACM symposium on Applied computing
Contentions-conscious dynamic but deterministic scheduling of computational and communication tasks

Proceedings of the 2006 ACM symposium on Applied computing
Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect

Quantified Score

Hi-index	0.00

Visualization

Abstract

As System-on-Chip (SoC) designs become more complex, it becomes increasingly harder to design communication architectures which satisfy design constraints. Manually traversing the vast communication design space for constraint-driven synthesis is not feasible anymore. In this paper we propose an approach that automates the synthesis of bus-based communication architectures for systems characterized by (possibly several) throughput constraints. Our approach accurately and effectively prunes the large communication design space to synthesize a feasible low-cost bus architecture which satisfies the constraints in a design.