Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks

Authors:
Alireza Ejlali;Bashir M. Al-Hashimi;Paul Rosinger;Seyed Ghassem Miremadi
Affiliations:
Sharif University of Technology, Tehran, Iran;University of Southampton, Southampton, UK;University of Southampton, Southampton, UK;Sharif University of Technology, Tehran, Iran
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 7
Cited 12

Performability Analysis: Measures, an Algorithm, and a Case Study

IEEE Transactions on Computers - Fault-Tolerant Computing
Networks on Chips: A New SoC Paradigm

Computer
A Scalable Communication-Centric SoC Interconnect Architecture

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design
A robust self-calibrating transmission scheme for on-chip networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis of Error Recovery Schemes for Networks on Chips

IEEE Design & Test
New Generation of Predictive Technology Model for Sub-45nm Design Exploration

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Error control schemes for on-chip communication links: the energy-reliability tradeoff

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
A case study in reliability-aware design: a resilient LDPC code decoder

Proceedings of the conference on Design, automation and test in Europe
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On hamming product codes with type-II hybrid ARQ for on-chip interconnects

IEEE Transactions on Circuits and Systems Part I: Regular Papers
A low-overhead and reliable switch architecture for Network-on-Chips

Integration, the VLSI Journal
Self-adaptive system for addressing permanent errors in on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Complement routing: A methodology to design reliable routing algorithm for Network on Chips

Microprocessors & Microsystems
A rapid prototyping system for error-resilient multi-processor systems-on-chip

Proceedings of the Conference on Design, Automation and Test in Europe
Reliability analysis of on-chip communication architectures: An MPEG-2 video decoder case study

Microprocessors & Microsystems
Energy and reliability oriented mapping for regular Networks-on-Chip

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Methods for fault tolerance in networks-on-chip

ACM Computing Surveys (CSUR)
Design of a novel error correction coding with crosstalk avoidance for reliable on-chip interconnection link

International Journal of Computer Applications in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

High reliability against noise, low energy consumption and high performance are key objectives in the design of on-chip networks. Recently some researchers have considered the various trade-offs between two of these objectives. However, as we will argue later, the three design objectives should be considered jointly and simultaneously. The first aim of this paper is to analyze the impact of various error-control schemes on the simultaneous trade-off between reliability, performance and energy when voltage swing varies. We provide a detailed comparative analysis of the error-control schemes using analytical models and SPICE simulations. The second aim of this paper is to analyze the impact of noise power and time constraint on the effectiveness of error-control schemes, which have not been addressed in previous studies.