Clock skew scheduling with race conditions considered

Authors:
Shih-Hsu Huang;Yow-Tyng Nieh
Affiliations:
Chung Yuan Christian University, Taiwan, R.O.C.;Chung Yuan Christian University, Taiwan, R.O.C.
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2007

Citing 17
Cited 0

Introduction to algorithms

Introduction to algorithms
Clock Skew Optimization

IEEE Transactions on Computers
A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Performance analysis and optimization of asynchronous circuits

Performance analysis and optimization of asynchronous circuits
LATTIS: an iterative speedup heuristic for mapped logic

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Understanding retiming through maximum average-delay cycles

Proceedings of the 3rd ACM symposium on Parallel algorithms and architectures
Optimal clock skew scheduling tolerant to process variations

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Minimum padding to satisfy short path constraints

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Asymptotically efficient retiming under setup and hold constraints

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Timing analysis and optimization of sequential circuits

Timing analysis and optimization of sequential circuits
Marsh: min-area retiming with setup and hold constraints

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Cycle time and slack optimization for VLSI-chips

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Timing optimization through clock skew scheduling

Timing optimization through clock skew scheduling
Clock Period Minimization of Non-Zero Clock Skew Circuits

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Efficient retiming of large circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Retiming and clock scheduling for digital circuit optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Synthesis of nonzero clock skew circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this article, we provide a fresh viewpoint to the interactions between clock skew scheduling and delay insertion. A race-condition-aware (RCA) clock skew scheduling is proposed to determine the clock skew schedule by taking race conditions (i.e., hold violations) into account. Our objective is not only to optimize the clock period, but also to minimize heuristically the required inserted delay. Compared with previous work, our major contribution includes the following two aspects. First, our approach achieves exactly the same results, but has significant improvement in time complexity. Second, our viewpoint can be generalized to other sequential timing optimization techniques.