Processing element allocation and dynamic scheduling codesign for multi-function SoCs

Authors:
Ya-Shu Chen;Chi-Sheng Shih;Tei-Wei Kuo
Affiliations:
Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, ROC;Graduate Institute of Networking and Multimedia, National Taiwan University, Taipei, Taiwan 106, ROC and Department of Computer Science and Information Engineering, National Taiwan University, Tai ...;Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan, ROC
Venue:
Real-Time Systems
Year:
2010

Citing 31
Cited 1

Introduction to algorithms

Introduction to algorithms
The Chinook hardware/software co-synthesis system

ISSS '95 Proceedings of the 8th international symposium on System synthesis
COSYN: hardware-software co-synthesis of embedded systems

DAC '97 Proceedings of the 34th annual Design Automation Conference
TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
Allocation and scheduling of conditional task graph in hardware/software co-synthesis

Proceedings of the conference on Design, automation and test in Europe
Scheduling of conditional process graphs for the synthesis of embedded systems

Proceedings of the conference on Design, automation and test in Europe
Co-synthesis with custom ASICs

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
Implications of Classical Scheduling Results for Real-Time Systems

Computer
Hardware-Software Cosynthesis for Microcontrollers

IEEE Design & Test
Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
Multitasking on FPGA Coprocessors

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
A Formal Approach to MpSoC Performance Verification

Computer
Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints

Proceedings of the tenth international symposium on Hardware/software codesign
New heuristics for no-wait flowshops to minimize makespan

Computers and Operations Research
System-Level Synthesis of Application Specific Systems using A* Search and Generalized Force-Directed Heuristics

ISSS '96 Proceedings of the 9th international symposium on System synthesis
Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms

IEEE Design & Test
Scheduler implementation in MP SoC design

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Memory-optimized software synthesis from dataflow program graphs with large size data samples

EURASIP Journal on Applied Signal Processing
Reliable multiprocessor system-on-chip synthesis

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip

EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
A novel SoC design methodology combining adaptive software and reconfigurable hardware

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Synthesis of fault-tolerant embedded systems

Proceedings of the conference on Design, automation and test in Europe
An anomaly prevention approach for real-time task scheduling

Journal of Systems and Software
Application-specific MPSoC reliability optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Designing neural networks using hybrid particle swarm optimization

ISNN'05 Proceedings of the Second international conference on Advances in Neural Networks - Volume Part I
Allocation, scheduling and voltage scaling on energy aware MPSoCs

CPAIOR'06 Proceedings of the Third international conference on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems
Shared buffer implementations of signal processing systems using lifetime analysis techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work is motivated by the rapid increase in design complexity of many multi-function System on Chips. It proposes solutions to both resolve the hardware contention issues of non-preemptive processing elements shared among tasks, and to optimize cost. A software solution based on start time management is proposed to interleave task execution on processing elements. Algorithms are proposed to determine the required processing elements of selected types, when there is no knowledge on the release time of any task. For tasks whose release orders are known a priori, an optimal algorithm is presented if processing elements have the same cost, otherwise, if processing elements do not have the same cost, a pseudo polynomial-time algorithm based on dynamic programming is presented. The performance of the algorithms is also evaluated for general cases.