Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme
Journal of Electronic Testing: Theory and Applications
Structural Fault Based Specification Reduction for Testing Analog Circuits
Journal of Electronic Testing: Theory and Applications
Automated System-Level Test Development for Mixed-Signal Circuits
Analog Integrated Circuits and Signal Processing
Subband Filtering Scheme for Analog and Mixed-Signal Circuit Testing
ITC '99 Proceedings of the 1999 IEEE International Test Conference
Pseudo-Random Sequence Based Tuning System for Continuous-Time Filters
Proceedings of the conference on Design, automation and test in Europe - Volume 1
TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
On-Chip Pseudorandom MEMS Testing
Journal of Electronic Testing: Theory and Applications
A simple built-in current sensor for IDDQ testing of CMOS data converters
Integration, the VLSI Journal
A Flexible Design Methodology for Analog Test Wrappers in Mixed-Signal SOCs
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
An implementation of memory-based on-chip analogue test signal generation
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Pseudorandom functional BIST for linear and nonlinear MEMS
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Test infrastructure design for mixed-signal SOCs with wrapped analog cores
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Built-in-self-test techniques for MEMS
Microelectronics Journal
Experimental validation of a tuning algorithm for high-speed filters
Proceedings of the conference on Design, automation and test in Europe
Switched-current circuits test using pseudo-random method
Analog Integrated Circuits and Signal Processing
Wavelet based fault detection in analog VLSI circuits using neural networks
Applied Soft Computing
A simple built-in current sensor for IDDQ testing of CMOS data converters
Integration, the VLSI Journal
Implicit functional testing of switched current filter based on fault signatures
Analog Integrated Circuits and Signal Processing
| Hi-index | 0.03 |
In this paper, we propose a pseudorandom testing scheme for mixed-signal circuits. We first describe the pseudorandom testing technique for linear analog components and converters in mixed-signal circuits. With proper arithmetic operations on the responses to the random patterns, the impulse response of the device under test (DUT) can be constructed and used as the signature. By checking the constructed signatures against the derived tolerance ranges, we can infer the correctness of the DUT without explicitly measuring the original performance parameters. We also describe a technique of mapping the tolerance ranges in the performance space to its associated tolerance ranges in the signature space. The major advantages of our pseudorandom testing scheme are: (1) a universal input stimulus (white noise) is used and thus test generation can be avoided, (2) signatures for high quality testing can be easily constructed and thus testing cost can be minimized, and (3) the scheme can be used for Built-In Self-Test (BIST) implementation for DSP-based mixed-signal designs. We present simulation results to illustrate the effectiveness of the scheme