Retrospective on high-level language computer architecture
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
An instruction timing model of CPU performance
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Cint: a RISC interpreter for the C programming language
SIGPLAN '87 Papers of the Symposium on Interpreters and interpretive techniques
An evaluation of branch architectures
ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
The hardware architecture of the CRISP microprocessor
ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
The effect of instruction set complexity on program size and memory performance
ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
ACM SIGARCH Computer Architecture News - Special Issue: Architectural Support for Operating Systems
Instruction-path coprocessing to solve some RISC problems
ACM SIGARCH Computer Architecture News
The interaction of architecture and operating system design
ASPLOS IV Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
History of the PowerPC architecture
Communications of the ACM
The PowerPC 603 microprocessor
Communications of the ACM
Linear logic and permutation stacks—the Forth shall be first
ACM SIGARCH Computer Architecture News - Special issue: panel sessions of the 1991 workshop on multithreaded computers
Retrospective: what have we learned from the PDP-11—what we have learned from VAX and Alpha
25 years of the international symposia on Computer architecture (selected papers)
RISC I: a reduced instruction set VLSI computer
25 years of the international symposia on Computer architecture (selected papers)
SIGMOD '85 Proceedings of the 1985 ACM SIGMOD international conference on Management of data
Postpass Code Optimization of Pipeline Constraints
ACM Transactions on Programming Languages and Systems (TOPLAS)
Code generation and reorganization in the presence of pipeline constraints
POPL '82 Proceedings of the 9th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Motorola's 88000 Family Architecture
IEEE Micro
ACM SIGARCH Computer Architecture News
Comments on "the case for the reduced instruction set computer," by Patterson and Ditzel
ACM SIGARCH Computer Architecture News
Keynote address - the processor instruction set
MICRO 15 Proceedings of the 15th annual workshop on Microprogramming
Architecture of a VLSI instruction cache for a RISC
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
RISC assessment: A high-level language experiment
ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
Hardware/software tradeoffs for increased performance
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
RISC I: A Reduced Instruction Set VLSI Computer
ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
An experiment using registers for fast message-based interprocess communication
ACM SIGOPS Operating Systems Review
ACM SIGARCH Computer Architecture News
Peering through the RISC/CISC fog: an outline of research
ACM SIGARCH Computer Architecture News
Reduced instruction set computer (RISC)
Encyclopedia of Computer Science
Towards better instruction sets
ACM SIGMICRO Newsletter
HLLDA defies RISC: thoughts on RISCs, CISCs, and HLLDAs
ACM SIGMICRO Newsletter
Toward type-oriented dynamic vertical migration
ACM SIGMICRO Newsletter
A comparison of software and hardware techniques for x86 virtualization
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
The case for the precision timed (PRET) machine
Proceedings of the 44th annual Design Automation Conference
Virtual machine showdown: Stack versus registers
ACM Transactions on Architecture and Code Optimization (TACO)
Predictable programming on a precision timed architecture
CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Reduced-instruction set multi-microcomputer system
AFIPS '84 Proceedings of the July 9-12, 1984, national computer conference and exposition
A Tale of Two Processors: Revisiting the RISC-CISC Debate
Proceedings of the 2009 SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking
Reconfigurable asynchronous logic automata: (RALA)
Proceedings of the 37th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Agent-oriented programming: from prolog to guarded definite clauses
Agent-oriented programming: from prolog to guarded definite clauses
ECOS: evolutionary column-oriented storage
BNCOD'11 Proceedings of the 28th British national conference on Advances in databases
Architectural Styles for Distributed Interoperability
Information Resources Management Journal
On the Behaviours Produced by Instruction Sequences under Execution
Fundamenta Informaticae
| Hi-index | 0.03 |