A framework for systematic validation and debugging of pipeline simulators

Authors:
Arnab Roy;S. K. Panda;Rajeev Kumar;P. P. Chakrabarti
Affiliations:
Indian Institute of Technology Kharagpur, Kharagpur, WB;Indian Institute of Technology Kharagpur, Kharagpur, WB;Indian Institute of Technology Kharagpur, Kharagpur, WB;Indian Institute of Technology Kharagpur, Kharagpur, WB
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2005

Citing 23
Cited 0

Toward formalizing a validation methodology using simulation coverage

DAC '97 Proceedings of the 34th annual Design Automation Conference
Verifying correct pipeline implementation for microprocessors

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A Buffer-Oriented Methodology for Microarchitecture Validation

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Generating production quality software development tools using a machine description language

Proceedings of the conference on Design, automation and test in Europe
Scalable hybrid verification of complex microprocessors

Proceedings of the 38th annual Design Automation Conference
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Verification of Out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function

Formal Methods in System Design
Using Term Rewriting Systems to Design and Verify Processors

IEEE Micro
Verifying out-of-order executions

Proceedings of the IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods: Advances in Hardware Design and Verification
Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions

DIPES '02 Proceedings of the IFIP 17th World Computer Congress - TC10 Stream on Distributed and Parallel Embedded Systems: Design and Analysis of Distributed Embedded Systems
Verification of an Implementation of Tomasulo's Algorithm by Compositional Model Checking

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Processor Verification with Precise Exeptions and Speculative Execution

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Automatic verification of Pipelined Microprocessor Control

CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
Relating Buffer-Oriented Microarchitecture Validation to High-Level Pipeline Functionality

HLDVT '01 Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01)
Processor Models for Retargetable Tools

RSP '00 Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
Verifying Tomasulo's Algoithm by Refinement

VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
Architecture Implementation Using the Machine Description Language LISA

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer

Proceedings of the conference on Design, automation and test in Europe
Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units

Proceedings of the conference on Design, automation and test in Europe
Systematic Validation of Pipeline Interlock for Superscalar Microarchitectures

FTCS '95 Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing
Modeling and validation of pipeline specifications

ACM Transactions on Embedded Computing Systems (TECS)
A general decomposition strategy for verifying register renaming

Proceedings of the 41st annual Design Automation Conference

Quantified Score

Hi-index	0.01

Visualization

Abstract

Microprocessor pipeline simulation at the system level is an extremely important activity in the architecture exploration process. In this article, we address the problem of validating and debugging a pipeline simulator from the specific perspective of instruction scheduling. We propose a general framework for a systematic validation process and show that the assumptions made are justified for most standard pipeline models. The framework does not need any formal specification of the pipeline logic and hence can be readily integrated into the simulation and iteration-based architectural design space exploration process. We propose a concept of semantic equivalence between two simulations called D* equivalence which effectively captures the dataflow between instructions through registers. We then proceed to propose an algorithm which decides this equivalence in time polynomial in the number of instructions executed and the number of registers. We implement the algorithm and demonstrate how the framework facilitates debugging.