Experience in critical path selection for deep sub-micron delay test and timing validation

Authors:
Jing-Jia Liou;Li-C. Wang;Angela Krstic;Kwang-Ting Cheng
Affiliations:
University of California at Santa Barbara;University of California at Santa Barbara;University of California at Santa Barbara;University of California at Santa Barbara
Venue:
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Year:
2003

Citing 12
Cited 3

Hierarchical Delay Test Generation

Journal of Electronic Testing: Theory and Applications
Test challenges for deep sub-micron technologies

Proceedings of the 37th Annual Design Automation Conference
ClariNet: a noise analysis tool for deep submicron design

Proceedings of the 37th Annual Design Automation Conference
Nanometer Technology Effects on Fault Models for IC Testing

Computer
Performance sensitivity analysis using statistical method and its applications to delay

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation

Proceedings of the 39th annual Design Automation Conference
On theoretical and practical considerations of path selection for delay fault testing

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
T4: New Validation and Test Problems for High Performance Deep Submicron VLSI Circuits

VLSID '00 Proceedings of the 13th International Conference on VLSI Design
9.1 Efficient Path Selection for Delay Testing Based on Partial Path Evaluation

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity Analysis

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Path delay fault diagnosis and coverage-a metric and an estimation technique

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining

Proceedings of the 41st annual Design Automation Conference
Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits

Journal of Electronic Testing: Theory and Applications
Path selection for monitoring unexpected systematic timing effects

Proceedings of the 2009 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Critical path selection is an indispensable step for AC delay test and timing validation. Traditionally, this step relies on the construction of a set of worse-case paths based upon discrete timing models. However, the assumption of discrete timing models can be invalidated by timing defects and process variation in the deep sub-micron domain, which are often continuous in nature. As a result, critical paths defined in a traditional timing analysis approach may not be truly critical in reality. In this paper, we propose using a statistical delay evaluation framework for estimating the quality of a path set. Based upon the new framework, we demonstrate how the traditional definition of a critical path set may deviate from the true critical path set in the deep sub-micron domain. To remedy the problem, we discuss improvements to the existing path selection strategies by including new objectives. We then compare statistical approaches with traditional approaches based upon experimental analysis of both defect-free and defect-injected cases.