Seeing the forest and the trees: Steiner wirelength optimization in placemen

Authors:
Jarrod A. Roy;James F. Lu;Igor L. Markov
Affiliations:
The University of Michigan, Ann Arbor, MI;The University of Michigan, Ann Arbor, MI;The University of Michigan, Ann Arbor, MI
Venue:
Proceedings of the 2006 international symposium on Physical design
Year:
2006

Citing 20
Cited 6

Partitioning-based standard-cell global placement with an exact objective

Proceedings of the 1997 international symposium on Physical design
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
Design and implementation of move-based heuristics for VLSI hypergraph partitioning

Journal of Experimental Algorithmics (JEA)
An effective congestion driven placement framework

Proceedings of the 2002 international symposium on Physical design
Routability driven white space allocation for fixed-die standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Perimeter-degree: a priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement

Proceedings of the 2003 international workshop on System-level interconnect prediction
Accurate pseudo-constructive wirelength and congestion estimation

Proceedings of the 2003 international workshop on System-level interconnect prediction
A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference
Probabilistic congestion prediction

Proceedings of the 2004 international symposium on Physical design
Fractional Cut: Improved Recursive Bisection Placement

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
On interactions between routing and detailed placement

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Routability-driven placement and white space allocation

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
FLUTE: fast lookup table based wirelength estimation technique

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Highly scalable algorithms for rectilinear and octilinear Steiner trees

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Optimal partitioners and end-case placers for standard-cell layout

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Optimality and scalability study of existing placement algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Implementation and extensibility of an analytic placer

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Min-cut floorplacement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Min-cut placement with global objective functions for large scale sea-of-gates arrays

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Satisfying whitespace requirements in top-down placement

Proceedings of the 2006 international symposium on Physical design
X-architecture placement based on effective wire models

Proceedings of the 2007 international symposium on Physical design
Fast and accurate routing demand estimation for efficient routability-driven placement

Proceedings of the conference on Design, automation and test in Europe
IPR: an integrated placement and routing algorithm

Proceedings of the 44th annual Design Automation Conference
Metal-density driven placement for cmp variation and routability

Proceedings of the 2008 international symposium on Physical design
An effective approach for large scale floorplanning

Proceedings of the 20th symposium on Great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

We show how to optimize Steiner-tree Wirelength (StWL) in global and detail placement without a significant runtime penalty, making the use of Half-Perimeter Wirelength unnecessary. Given that StWL correlates with Routed Wirelength (rWL) much better than HPWL, our new optimization improves the overall Place-and-Route results. We also develop congestion-driven whitespace distribution during global placement. Comparing to the state of the art where whitespace is redistributed after global placement, we demonstrate that cell-shifting techniques often increase via counts.Our placer ROOSTER outperforms best published results for Dragon, Capo, FengShui, mPL-R/WSA and APlace in terms of routed wirelength by 10.7%, 5.6%, 9.3%, 5.5% and 4.2% respectively. Via counts, especially important at 90nm and below, are improved by 15.6% over mPL-R/WSA and 11.9% over APlace.