Partitioning Methodology for Heterogeneous Reconfigurable Functional Units

Authors:
Michalis D. Galanis;Gregory Dimitroulakos;Costas E. Goutis
Affiliations:
VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece 26500;VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece 26500;VLSI Design Laboratory, ECE Department, University of Patras, Rio, Greece 26500
Venue:
The Journal of Supercomputing
Year:
2006

Citing 19
Cited 2

A low power hardware/software partitioning approach for core-based embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A decade of reconfigurable computing: a visionary retrospective

Proceedings of the conference on Design, automation and test in Europe
Integrating scheduling and physical design into a coherent compilation cycle for reconfigurable computing architectures

Proceedings of the 38th annual Design Automation Conference
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Journal of VLSI Signal Processing Systems
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
The Garp Architecture and C Compiler

Computer
A Run-Time Reconfigurable Engine for Image Interpolation

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
A C to Hardware/Software Compiler

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
PACT XPP—A Self-Reconfigurable Data Processing Architecture

The Journal of Supercomputing
Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Energy savings and speedups from partitioning critical software loops to hardware in embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Optimized Generation of Data-Path from C Codes for FPGAs

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Mapping wireless communication algorithms onto a reconfigurable architecture

The Journal of Supercomputing
SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A unified evaluation framework for coarse grained reconfigurable array architectures

Proceedings of the 4th international conference on Computing frontiers
Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

A partitioning methodology between the reconfigurable hardware blocks of different granularity, which are embedded in a generic heterogeneous architecture, is presented. The fine-grain reconfigurable logic is realized by an FPGA unit, while the coarse-grain reconfigurable hardware by a 2-Dimensional Array of Processing Elements. Critical parts, called kernels, are mapped on the coarse-grain reconfigurable logic for improving performance. The partitioning method is mainly composed by three steps: the analysis of the input code, the mapping onto the Coarse-Grain Reconfigurable Array and the mapping onto the FPGA. The partitioning flow is implemented by a prototype software framework. Analytical partitioning experiments, using five real-world applications, show that the execution time speedup relative to an all-FPGA solution ranges from 1.4 to 5.0.