System-on-chip power management considering leakage power variations

Authors:
Saumya Chandra;Kanishka Lahiri;Anand Raghunathan;Sujit Dey
Affiliations:
University of California, San Diego and NEC Laboratories America, Princeton, NJ;NEC Laboratories America, Princeton, NJ;NEC Laboratories America, Princeton, NJ;University of California, San Diego
Venue:
Year:
2007

Citing 16
Cited 3

Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Statistical estimation of leakage current considering inter- and intra-die process variation

Proceedings of the 2003 international symposium on Low power electronics and design
Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation

Proceedings of the 2003 international symposium on Low power electronics and design
Parametric yield estimation considering leakage variability

Proceedings of the 41st annual Design Automation Conference
Statistical optimization of leakage power considering process variations using dual-Vth and sizing

Proceedings of the 41st annual Design Automation Conference
Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Full-chip analysis of leakage power under process variations, including spatial correlations

Proceedings of the 42nd annual Design Automation Conference
Variations-aware low-power design with voltage scaling

Proceedings of the 42nd annual Design Automation Conference
Leakage minimization of nano-scale circuits in the presence of systematic and random variations

Proceedings of the 42nd annual Design Automation Conference
A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Probabilistic dual-Vth leakage optimization under variability

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Energy Awareness and Uncertainty in Microarchitecture-Level Design

IEEE Micro
Power efficiency for variation-tolerant multicore processors

Proceedings of the 2006 international symposium on Low power electronics and design
Considering process variations during system-level power analysis

Proceedings of the 2006 international symposium on Low power electronics and design
System-level process-driven variability analysis for single and multiple voltage-frequency island systems

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Variation-tolerant dynamic power management at the system-level

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Software adaptation in quality sensitive applications to deal with hardware variability

Proceedings of the 20th symposium on Great lakes symposium on VLSI
AppAdapt: opportunistic application adaptation in presence of hardware variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract