Analog placement based on symmetry-island formulation

Authors:
Po-Hung Lin;Yao-Wen Chang;Shyh-Chang Lin
Affiliations:
Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan;Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan;Physical Design Group, Springsoft, Inc., Hsinchu, Taiwan
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2009

Citing 16
Cited 9

B*-Trees: a new representation for non-slicing floorplans

Proceedings of the 37th Annual Design Automation Conference
Block placement with symmetry constraints based on the O-tree non-slicing representation

Proceedings of the 37th Annual Design Automation Conference
Modeling non-slicing floorplans with binary trees

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Rectilinear block placement using B*-trees

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Efficient solution space exploration based on segment trees in analog placement with symmetry constraints

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Placement with Alignment and Performance Constraints Using the B*-Tree Representation

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Using red-black interval trees in device-level analog placement with symmetry constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Placement with symmetry constraints for analog layout design using TCG-S

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Analog placement with symmetry and other placement constraints

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Analog placement based on novel symmetry-island formulation

Proceedings of the 44th annual Design Automation Conference
Symmetry-aware placement with transitive closure graphs for analog layout design

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Analog placement based on hierarchical module clustering

Proceedings of the 45th annual Design Automation Conference
Automation of IC layout with analog constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Symmetry within the sequence-pair representation in the context of placement for analog design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On the exploration of the solution space in analog placement with symmetry constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Linear Programming-Based Cell Placement With Symmetry Constraints for Analog IC Layout

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Automatic generation of hierarchical placement rules for analog integrated circuits

Proceedings of the 19th international symposium on Physical design
Symmetry-aware TCG-based placement design under complex multi-group constraints for analog circuit layouts

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
A corner stitching compliant B*-tree representation and its applications to analog placement

Proceedings of the International Conference on Computer-Aided Design
Practical placement and routing techniques for analog circuit designs

Proceedings of the International Conference on Computer-Aided Design
Performance-driven analog placement considering monotonic current paths

Proceedings of the International Conference on Computer-Aided Design
LASER: layout-aware analog synthesis environment on laker

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Double patterning lithography-aware analog placement

Proceedings of the 50th Annual Design Automation Conference
Simultaneous analog placement and routing with current flow and current density considerations

Proceedings of the 50th Annual Design Automation Conference
Efficient analog layout prototyping by layout reuse with routing preservation

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.03

Visualization

Abstract

To reduce the effect of parasitic mismatches and circuit sensitivity to thermal gradients or process variations for analog circuits, some pairs of modules need to be placed symmetrically with respect to a common axis, and the symmetric modules are preferred to be placed at closest proximity for better electrical properties. Most previous works handle the problem with symmetry constraints by imposing symmetric-feasible conditions in floorplan representations and using cost functions to minimize the distance between symmetric modules. Such approaches are inefficient due to the large search space and cannot guarantee the closest proximity of symmetry modules. In this paper, we present the first linear-time-packing algorithm for the placement with symmetry constraints using the topological floorplan representations. We first introduce the concept of a symmetry island which is formed by modules of the same symmetry group in a single connected placement. Based on this concept and the B*-tree representation, we propose automatically symmetric-feasible (ASF) B*-trees to directly model the placement of a symmetry island. We then present hierarchical B*-trees (HB*-trees) which can simultaneously optimize the placement with both symmetry islands and nonsymmetric modules. Unlike the previous works, our approach can place the symmetry modules in a symmetry group in close proximity and significantly reduce the search space based on the symmetry-island formulation. In particular, the packing time for an ASF-B*-tree or an HB*-tree is the same as that for a plain B*-tree (only linear) and much faster than previous works. Experimental results show that our approach achieves the best-published quality and runtime efficiency for analog placement.