RC interconnect synthesis—a moment fitting approach

Authors:
Noel Menezes;Satyamurthy Pullela;Florentin Dartu;Lawrence T. Pillage
Affiliations:
Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas;Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas;Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas;Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas
Venue:
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Year:
1994

Citing 5
Cited 22

RICE: Rapid interconnect circuit evaluator

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Reliable non-zero skew clock trees using wire width optimization

DAC '93 Proceedings of the 30th international Design Automation Conference
RC interconnect optimization under the Elmore delay model

DAC '94 Proceedings of the 31st annual Design Automation Conference
A gate-delay model for high-speed CMOS circuits

DAC '94 Proceedings of the 31st annual Design Automation Conference
Optimal wiresizing under the distributed Elmore delay model

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

Simultaneous gate and interconnect sizing for circuit-level delay optimization

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
A sequential quadratic programming approach to concurrent gate and wire sizing

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Optimal wiresizing for interconnects with multiple sources

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Optimal wire-sizing formula under the Elmore delay model

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Analysis of RC interconnections under ramp input

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Optimal non-uniform wire-sizing under the Elmore delay model

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
An efficient approach to simultaneous transistor and interconnect sizing

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Analysis of RC interconnections under ramp input

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Clock Distribution Methodology for PowerPC™Microprocessors

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
Interconnect design for deep submicron ICs

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Global interconnect sizing and spacing with consideration of coupling capacitance

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Interconnect layout optimization under higher-order RLC model

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
EWA: exact wiring-sizing algorithm

Proceedings of the 1997 international symposium on Physical design
Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Optimal spacing and capacitance padding for general clock structures

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Closed form solutions to simultaneous buffer insertion/sizing and wire sizing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A fast and accurate method for interconnect current calculation

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Design and verification of high-speed VLSI physical design

Journal of Computer Science and Technology
Self-heating-aware optimal wire sizing under Elmore delay model

Proceedings of the conference on Design, automation and test in Europe
An efficient delay metric on RC interconnects under saturated ramp inputs

ICCSA'06 Proceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part IV
BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Presently, delays due to the physical interconnect between logic gates account for large portions of the overall path delays. For this reason, synthesis of the logic gate fanout structure is of paramount importance during performance optimization. This paper presents a methodology for on-chip RC interconnect synthesis. Moment sensitivities are used to vary the wire widths of the branches in an RC interconnect tree to achieve performance targets. In this paper, signal slopes and delays at critical fanout nodes are the targets, and the impact on total metal area is considered. An O(MN2) procedure for computing the exact moment sensitivities in an RC tree is described.